Searched +full:0 +full:x80048000 (Results 1 – 5 of 5) sorted by relevance
| /openbmc/linux/Documentation/devicetree/bindings/watchdog/ |
| H A D | alphascale,asm9260-wdt.yaml | 64 reg = <0x80048000 0x10>;
|
| /openbmc/u-boot/arch/arm/include/asm/arch-mxs/ |
| H A D | regs-base.h | 21 #define MXS_ICOLL_BASE 0x80000000
22 #define MXS_APBH_BASE 0x80004000
23 #define MXS_ECC8_BASE 0x80008000
24 #define MXS_BCH_BASE 0x8000A000
25 #define MXS_GPMI_BASE 0x8000C000
26 #define MXS_SSP0_BASE 0x80010000
27 #define MXS_SSP1_BASE 0x80034000
28 #define MXS_ETM_BASE 0x80014000
29 #define MXS_PINCTRL_BASE 0x80018000
30 #define MXS_DIGCTL_BASE 0x8001C000
[all …]
|
| /openbmc/linux/arch/arm/boot/dts/nxp/mxs/ |
| H A D | imx23.dtsi | 32 #size-cells = <0>;
34 cpu@0 {
37 reg = <0>;
45 reg = <0x80000000 0x80000>;
52 reg = <0x80000000 0x40000>;
59 reg = <0x80000000 0x2000>;
64 reg = <0x80004000 0x2000>;
65 interrupts = <0>, <14>, <20>, <0>,
73 reg = <0x80008000 0x2000>;
81 reg = <0x8000c000 0x2000>, <0x8000a000 0x2000>;
[all …]
|
| /openbmc/linux/tools/perf/pmu-events/arch/x86/skylake/ |
| H A D | cache.json | 4 "EventCode": "0x51",
8 "UMask": "0x1"
12 "EventCode": "0x48",
16 "UMask": "0x2"
20 "EventCode": "0x48",
24 "UMask": "0x1"
29 "EventCode": "0x48",
33 "UMask": "0x1"
39 "EventCode": "0x48",
42 "UMask": "0x1"
[all …]
|
| /openbmc/linux/tools/perf/pmu-events/arch/x86/cascadelakex/ |
| H A D | cache.json | 4 "EventCode": "0x51",
8 "UMask": "0x1"
12 "EventCode": "0x48",
16 "UMask": "0x2"
20 "EventCode": "0x48",
24 "UMask": "0x1"
29 "EventCode": "0x48",
33 "UMask": "0x1"
39 "EventCode": "0x48",
42 "UMask": "0x1"
[all …]
|