Home
last modified time | relevance | path

Searched +full:0 +full:x23 (Results 1 – 25 of 1027) sorted by relevance

12345678910>>...42

/openbmc/linux/drivers/net/wan/
H A Dwanxlfw.inc_shipped2 0x60,0x00,0x00,0x16,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
3 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x06,0xB9,0x40,0x00,0x00,0x00,0x00,0x00,
4 0x10,0x14,0x42,0x80,0x4A,0xB0,0x09,0xB0,0x00,0x00,0x10,0x04,0x67,0x00,0x00,0x0E,
5 0x06,0xB0,0x40,0x00,0x00,0x00,0x09,0xB0,0x00,0x00,0x10,0x04,0x58,0x80,0x0C,0x80,
6 0x00,0x00,0x00,0x10,0x66,0x00,0xFF,0xDE,0x21,0xFC,0x00,0x00,0x16,0xBC,0x00,0x6C,
7 0x21,0xFC,0x00,0x00,0x17,0x5E,0x01,0x00,0x21,0xFC,0x00,0x00,0x16,0xDE,0x01,0x78,
8 0x21,0xFC,0x00,0x00,0x16,0xFE,0x01,0x74,0x21,0xFC,0x00,0x00,0x17,0x1E,0x01,0x70,
9 0x21,0xFC,0x00,0x00,0x17,0x3E,0x01,0x6C,0x21,0xFC,0x00,0x00,0x18,0x4C,0x02,0x00,
10 0x23,0xFC,0x78,0x00,0x00,0x00,0xFF,0xFC,0x15,0x48,0x33,0xFC,0x04,0x80,0xFF,0xFC,
11 0x10,0x26,0x33,0xFC,0x01,0x10,0xFF,0xFC,0x10,0x2A,0x23,0xFC,0x00,0xD4,0x9F,0x40,
[all …]
/openbmc/linux/arch/arm/mach-omap2/
H A Dopp4xxx_data.c32 VOLT_DATA_DEFINE(OMAP4430_VDD_MPU_OPP50_UV, OMAP44XX_CONTROL_FUSE_MPU_OPP50, 0xf4, 0x0c),
33 VOLT_DATA_DEFINE(OMAP4430_VDD_MPU_OPP100_UV, OMAP44XX_CONTROL_FUSE_MPU_OPP100, 0xf9, 0x16),
34 VOLT_DATA_DEFINE(OMAP4430_VDD_MPU_OPPTURBO_UV, OMAP44XX_CONTROL_FUSE_MPU_OPPTURBO, 0xfa, 0x23),
35 VOLT_DATA_DEFINE(OMAP4430_VDD_MPU_OPPNITRO_UV, OMAP44XX_CONTROL_FUSE_MPU_OPPNITRO, 0xfa, 0x27),
36 VOLT_DATA_DEFINE(OMAP4430_VDD_MPU_OPPNITROSB_UV, OMAP44XX_CONTROL_FUSE_MPU_OPPNITROSB, 0xfa, 0x27),
37 VOLT_DATA_DEFINE(0, 0, 0, 0),
45 VOLT_DATA_DEFINE(OMAP4430_VDD_IVA_OPP50_UV, OMAP44XX_CONTROL_FUSE_IVA_OPP50, 0xf4, 0x0c),
46 VOLT_DATA_DEFINE(OMAP4430_VDD_IVA_OPP100_UV, OMAP44XX_CONTROL_FUSE_IVA_OPP100, 0xf9, 0x16),
47 VOLT_DATA_DEFINE(OMAP4430_VDD_IVA_OPPTURBO_UV, OMAP44XX_CONTROL_FUSE_IVA_OPPTURBO, 0xfa, 0x23),
48 VOLT_DATA_DEFINE(0, 0, 0, 0),
[all …]
/openbmc/entity-manager/configurations/meta/
H A Dventura_fanboard_adc_max.json5 "Address": "0x23",
9 "Pwm": 0,
35 "Address": "0x23",
39 "Pwm": 0,
42 0 number
45 "Index": 0,
65 "Address": "0x23",
95 "Address": "0x23",
125 "Address": "0x35",
177 "Name": "Ventura Fan Board 0",
[all …]
/openbmc/linux/drivers/iio/gyro/
H A Dst_gyro_core.c25 #define ST_GYRO_DEFAULT_OUT_X_L_ADDR 0x28
26 #define ST_GYRO_DEFAULT_OUT_Y_L_ADDR 0x2a
27 #define ST_GYRO_DEFAULT_OUT_Z_L_ADDR 0x2c
70 .wai = 0xd3,
73 [0] = L3G4200D_GYRO_DEV_NAME,
78 .addr = 0x20,
79 .mask = 0xc0,
81 { .hz = 100, .value = 0x00, },
82 { .hz = 200, .value = 0x01, },
83 { .hz = 400, .value = 0x02, },
[all …]
/openbmc/linux/crypto/
H A Dtestmgr.h33 * @ksize: Length of @key in bytes (0 if no key)
103 * @crypt_error: When @novrfy=0, the expected error from encrypt(). When
234 "\x00\xBB\xF8\x2F\x09\x06\x82\xCE\x9C\x23\x38\xAC\x2B\x9D\xA8\x71"
257 "\x32\x12\x4E\xF0\x23\x6E\x5D\x1E\x3B\x7E\x28\xFA\xE7\xAA\x04\x0A"
267 "\x54\x49\x4C\xA6\x3E\xBA\x03\x37\xE4\xE2\x40\x23\xFC\xD6\x9A\x5A"
277 "\x00\xB0\x6C\x4F\xDA\xBB\x63\x01\x19\x8D\x26\x5B\xDB\xAE\x94\x23"
331 "\x77\xAF\x51\x27\x5B\x5E\x69\xB8\x81\xE6\x11\xC5\x43\x23\x81\x04"
468 "\xB9\x23\x40\xA8\x86\x1E\x38\x83\xB2\x73\x1D\x53\xFB\x9E\x2A\x8A"
476 "\xC4\xB7\x05\x5A\xB7\x41\x0A\x23\x8E\x03\x8A\x1C\xAE\xD3\x1E\xCE"
497 "\x1B\x69\x03\xF2\x7B\xEB\xE5\x8C\x14\xD6\x23\x4F\x52\x6F\x18\xA6"
[all …]
/openbmc/phosphor-logging/test/openpower-pels/
H A Dreal_pel_test.cpp33 0x50, 0x48, 0x0, 0x30, 0x1, 0x0, 0xA8, 0x0, 0x20, 0x19, 0x6, 0x14,
34 0x12, 0x0, 0x41, 0x51, 0x20, 0x19, 0x6, 0x14, 0x12, 0x0, 0x41, 0x56,
35 0x45, 0x0, 0x1, 0x14, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0,
36 0x0, 0x0, 0x0, 0x0, 0x50, 0x1, 0xF, 0xA5, 0x50, 0x1, 0xF, 0xA5,
37 0x55, 0x48, 0x0, 0x18, 0x1, 0x0, 0xF1, 0x0, 0x81, 0x3, 0x0, 0x1,
38 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x60, 0x0, 0x0, 0x1, 0x44, 0x0,
39 0x50, 0x53, 0x0, 0x74, 0x1, 0x1, 0xA8, 0x0, 0x2, 0x1, 0x0, 0x9,
40 0x0, 0x0, 0x0, 0x6C, 0x3, 0x1, 0x0, 0xF0, 0x2C, 0xC6, 0x1B, 0x10,
41 0xC1, 0x39, 0x20, 0x0, 0x40, 0x0, 0x0, 0xFF, 0x10, 0x69, 0x14, 0xD8,
42 0x0, 0x0, 0x0, 0x1, 0x0, 0x0, 0x0, 0x3, 0x0, 0x0, 0x0, 0x0,
[all …]
/openbmc/linux/drivers/iio/accel/
H A Dst_accel_core.c26 #define ST_ACCEL_DEFAULT_OUT_X_L_ADDR 0x28
27 #define ST_ACCEL_DEFAULT_OUT_Y_L_ADDR 0x2a
28 #define ST_ACCEL_DEFAULT_OUT_Z_L_ADDR 0x2c
113 .wai = 0x33,
116 [0] = LIS3DH_ACCEL_DEV_NAME,
127 .addr = 0x20,
128 .mask = 0xf0,
130 { .hz = 1, .value = 0x01, },
131 { .hz = 10, .value = 0x02, },
132 { .hz = 25, .value = 0x03, },
[all …]
/openbmc/linux/tools/perf/pmu-events/arch/x86/knightslanding/
H A Duncore-io.json4 "EventCode": "0x25",
7 "UMask": "0x1",
12 "EventCode": "0x25",
15 "UMask": "0x8",
20 "EventCode": "0x25",
23 "UMask": "0x2",
28 "EventCode": "0x25",
31 "UMask": "0x10",
36 "EventCode": "0x25",
39 "UMask": "0x4",
[all …]
/openbmc/qemu/tests/tcg/hexagon/
H A Dhvx_histogram_input.h18 { 0x26, 0x32, 0x2e, 0x2e, 0x2d, 0x2c, 0x2d, 0x2d,
19 0x2c, 0x2e, 0x31, 0x33, 0x36, 0x39, 0x3b, 0x3f,
20 0x42, 0x46, 0x4a, 0x4c, 0x51, 0x53, 0x53, 0x54,
21 0x56, 0x57, 0x58, 0x57, 0x56, 0x52, 0x51, 0x4f,
22 0x4c, 0x49, 0x47, 0x42, 0x3e, 0x3b, 0x38, 0x35,
23 0x33, 0x30, 0x2e, 0x2c, 0x2b, 0x2a, 0x2a, 0x28,
24 0x28, 0x27, 0x27, 0x28, 0x29, 0x2a, 0x2c, 0x2e,
25 0x2f, 0x33, 0x36, 0x38, 0x3c, 0x3d, 0x40, 0x42,
26 0x43, 0x42, 0x43, 0x44, 0x43, 0x41, 0x40, 0x3b,
27 0x3b, 0x3a, 0x38, 0x35, 0x32, 0x2f, 0x2c, 0x29,
[all …]
/openbmc/openbmc/meta-facebook/meta-catalina/recipes-phosphor/configuration/entity-manager/
H A Dblacklist.json4 "bus": 0,
5 "addresses": ["0x1f", "0x20", "0x21", "0x50", "0x71", "0x72", "0x73", string
6 "0x75", "0x76", "0x77"]
10 "addresses": ["0x20", "0x21", "0x22", "0x23", "0x25", "0x27", "0x2c", string
11 "0x2f", "0x34", "0x35", "0x41", "0x42", "0x43", "0x44",
12 "0x4b", "0x4f", "0x53", "0x54", "0x60", "0x61", "0x62",
13 "0x70"]
20 "addresses": ["0x30", "0x31", "0x33", "0x40", "0x41", "0x42", "0x44", string
21 "0x45", "0x52", "0x70"]
28 "addresses": ["0x4b", "0x4f", "0x60"] string
[all …]
/openbmc/linux/tools/testing/selftests/arm64/signal/
H A Dsignals.S28 add x23, sp, x22 /* new sigframe base with misaligment if any */
32 mov x2, x23
36 mov x0, x23
52 str x23, [x0]
54 mov sp, x23
57 svc #0
/openbmc/libbej/test/
H A Dbej_common_test.cpp12 constexpr uint8_t bytes[] = {0xab, 0xcd, 0xef, 0x12, in TEST()
13 0x13, 0x65, 0x23, 0x89}; in TEST()
14 EXPECT_THAT(bejGetUnsignedInteger(bytes, /*numOfBytes=*/1), 0xab); in TEST()
15 EXPECT_THAT(bejGetUnsignedInteger(bytes, /*numOfBytes=*/2), 0xcdab); in TEST()
16 EXPECT_THAT(bejGetUnsignedInteger(bytes, /*numOfBytes=*/5), 0x1312efcdab); in TEST()
18 0x8923651312efcdab); in TEST()
23 constexpr uint8_t nnint1[] = {0x03, 0xcd, 0xef, 0x12}; in TEST()
24 constexpr uint8_t nnint2[] = {0x08, 0xab, 0xcd, 0xef, 0x12, in TEST()
25 0x13, 0x65, 0x23, 0x89}; in TEST()
26 EXPECT_THAT(bejGetNnint(nnint1), 0x12efcd); in TEST()
[all …]
/openbmc/u-boot/board/freescale/common/
H A Dpq-mds-pib.c26 val8 = 0; in pib_init()
29 i2c_write(0x23, 0x6, 1, &val8, 1); in pib_init()
30 i2c_write(0x23, 0x7, 1, &val8, 1); in pib_init()
31 val8 = 0xff; in pib_init()
32 i2c_write(0x23, 0x2, 1, &val8, 1); in pib_init()
33 i2c_write(0x23, 0x3, 1, &val8, 1); in pib_init()
35 val8 = 0; in pib_init()
36 i2c_write(0x26, 0x6, 1, &val8, 1); in pib_init()
37 val8 = 0x34; in pib_init()
38 i2c_write(0x26, 0x7, 1, &val8, 1); in pib_init()
[all …]
/openbmc/linux/arch/arm64/kernel/
H A Dentry.S33 .irp n,0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29
41 .if \el == 0
65 tbnz x0, #THREAD_SHIFT, 0f
70 0:
126 nop // Patched to SMC/HVC #0
199 .if \el == 0
205 stp x0, x1, [sp, #16 * 0]
216 stp x22, x23, [sp, #16 * 11]
221 .if \el == 0
236 check_mte_async_tcf x22, x23, x0
[all …]
/openbmc/openbmc/meta-facebook/meta-yosemite4/recipes-phosphor/gpio/phosphor-gpio-monitor/
H A Dnic-power-fault6 "0")
71 # i2ctranster to get CPLD IOE (0x25) addr 0x01 (port1, power fault)
72 read -r FAULT_BYTE <<< "$(i2ctransfer -f -y 28 w1@0x25 0x01 r1)"
77 # check bit 0~3: NICx_power_fault
79 if [ "${FAULT_BIN:$i:1}" -ne "0" ]; then
90 # Send a high pulse to CPLD IOE 0x23 port2 bit4 "ALT_CPLD2_R_N" to do recovery
91 i2ctransfer -f -y 28 w2@0x23 0xa 0x10
92 i2ctransfer -f -y 28 w2@0x23 0xa 0x0
/openbmc/linux/lib/crypto/
H A Dcurve25519-fiat32.c18 * entries t[0]...t[9], represents the integer t[0]+2^26 t[1]+2^51 t[2]+2^77
41 h[0] = a0&((1<<26)-1); /* 26 used, 32-26 left. 26 */ in fe_frombytes_impl()
104 t = -!!t; /* all set if nonzero, 0 if 0 */ in cmovznz32()
119 { const u32 x2 = in1[0]; in fe_freeze()
120 { u32 x20; u8/*bool*/ x21 = subborrow_u26(0x0, x2, 0x3ffffed, &x20); in fe_freeze()
121 { u32 x23; u8/*bool*/ x24 = subborrow_u25(x21, x4, 0x1ffffff, &x23); in fe_freeze() local
122 { u32 x26; u8/*bool*/ x27 = subborrow_u26(x24, x6, 0x3ffffff, &x26); in fe_freeze()
123 { u32 x29; u8/*bool*/ x30 = subborrow_u25(x27, x8, 0x1ffffff, &x29); in fe_freeze()
124 { u32 x32; u8/*bool*/ x33 = subborrow_u26(x30, x10, 0x3ffffff, &x32); in fe_freeze()
125 { u32 x35; u8/*bool*/ x36 = subborrow_u25(x33, x12, 0x1ffffff, &x35); in fe_freeze()
[all …]
/openbmc/linux/drivers/net/wireless/mediatek/mt7601u/
H A Dinitvals_phy.h14 /* Bank 0 - for central blocks: BG, PLL, XTAL, LO, ADC/DAC */
15 RF_REG_PAIR(0, 0, 0x02),
16 RF_REG_PAIR(0, 1, 0x01),
17 RF_REG_PAIR(0, 2, 0x11),
18 RF_REG_PAIR(0, 3, 0xff),
19 RF_REG_PAIR(0, 4, 0x0a),
20 RF_REG_PAIR(0, 5, 0x20),
21 RF_REG_PAIR(0, 6, 0x00),
23 RF_REG_PAIR(0, 7, 0x00),
24 RF_REG_PAIR(0, 8, 0x00),
[all …]
/openbmc/openbmc/meta-facebook/meta-harma/recipes-phosphor/configuration/entity-manager/
H A Dblacklist.json3 0, number
7 "0x08", "0x09", "0x0A", "0x0B", "0x0C", "0x0D", "0x0E", "0x0F", string
8 "0x10", "0x11", "0x12", "0x13", "0x14", "0x15", "0x16", "0x17",
9 "0x18", "0x19", "0x1A", "0x1B", "0x1C", "0x1D", "0x1E", "0x1F",
10 "0x20", "0x21", "0x22", "0x23", "0x24", "0x25", "0x26", "0x27",
11 "0x28", "0x29", "0x2A", "0x2B", "0x2C", "0x2D", "0x2E", "0x2F",
12 "0x30", "0x31", "0x32", "0x33", "0x34", "0x35", "0x36", "0x37",
13 "0x38", "0x39", "0x3A", "0x3B", "0x3C", "0x3D", "0x3E", "0x3F",
14 "0x40", "0x41", "0x42", "0x43", "0x44", "0x45", "0x46", "0x47",
15 "0x48", "0x49", "0x4A", "0x4B", "0x4C", "0x4D", "0x4E", "0x4F",
[all …]
/openbmc/linux/drivers/gpu/drm/i915/display/
H A Dintel_cx0_phy.c25 for ((__lane) = 0; (__lane) < 2; (__lane)++) \
28 #define INTEL_CX0_LANE0 BIT(0)
44 return 0; in lane_mask_to_lane()
86 0, XELPDP_PORT_P2M_RESPONSE_READY | XELPDP_PORT_P2M_ERROR_SET); in intel_clear_response_ready_flag()
117 drm_dbg_kms(&i915->drm, "PHY %c Timeout waiting for message ACK. Status: 0x%x\n", in intel_cx0_wait_for_ack()
124 drm_dbg_kms(&i915->drm, "PHY %c Error occurred during %s command. Status: 0x%x\n", phy_name(phy), in intel_cx0_wait_for_ack()
131 drm_dbg_kms(&i915->drm, "PHY %c Not a %s response. MSGBUS Status: 0x%x.\n", phy_name(phy), in intel_cx0_wait_for_ack()
137 return 0; in intel_cx0_wait_for_ack()
162 if (ack < 0) in __intel_cx0_read_once()
179 for (i = 0; i < 3; i++) { in __intel_cx0_read()
[all …]
/openbmc/u-boot/include/
H A Dst_logo_data.h14 0x42, 0x4d, 0x5c, 0x98, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x7a, 0x04,
15 0x00, 0x00, 0x6c, 0x00, 0x00, 0x00, 0xe0, 0x01, 0x00, 0x00, 0x60, 0x01,
16 0x00, 0x00, 0x01, 0x00, 0x08, 0x00, 0x01, 0x00, 0x00, 0x00, 0xe2, 0x93,
17 0x00, 0x00, 0x13, 0x0b, 0x00, 0x00, 0x13, 0x0b, 0x00, 0x00, 0x00, 0x01,
18 0x00, 0x00, 0x00, 0x01, 0x00, 0x00, 0x42, 0x47, 0x52, 0x73, 0x00, 0x00,
19 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
20 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
21 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
22 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x02, 0x00,
23 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
[all …]
/openbmc/linux/drivers/gpu/drm/
H A Ddrm_edid_load.c31 return 0; in __drm_set_edid_firmware_path()
54 0x00, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0x00,
55 0x31, 0xd8, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
56 0x05, 0x16, 0x01, 0x03, 0x6d, 0x1b, 0x14, 0x78,
57 0xea, 0x5e, 0xc0, 0xa4, 0x59, 0x4a, 0x98, 0x25,
58 0x20, 0x50, 0x54, 0x01, 0x00, 0x00, 0x45, 0x40,
59 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01,
60 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0xa0, 0x0f,
61 0x20, 0x00, 0x31, 0x58, 0x1c, 0x20, 0x28, 0x80,
62 0x14, 0x00, 0x15, 0xd0, 0x10, 0x00, 0x00, 0x1e,
[all …]
/openbmc/linux/drivers/media/common/
H A Dttpci-eeprom.c32 #define dprintk(x...) do { printk(x); } while (0)
34 #define dprintk(x...) do { } while (0)
41 u16 tmp = 0xffff; in check_mac_tt()
43 for (i = 0; i < 8; i++) { in check_mac_tt()
45 tmp ^= (tmp >> 4) & 0x0f; in check_mac_tt()
46 tmp ^= (tmp << 12) ^ ((tmp & 0xff) << 5); in check_mac_tt()
48 tmp ^= 0xffff; in check_mac_tt()
49 return (((tmp >> 8) ^ buf[8]) | ((tmp & 0xff) ^ buf[9])); in check_mac_tt()
54 u8 xor[20] = { 0x72, 0x23, 0x68, 0x19, 0x5c, 0xa8, 0x71, 0x2c, in getmac_tt()
55 0x54, 0xd3, 0x7b, 0xf1, 0x9E, 0x23, 0x16, 0xf6, in getmac_tt()
[all …]
/openbmc/openbmc/meta-facebook/meta-yosemite4/recipes-yosemite4/plat-svc/files/
H A Dyosemite4-schematic-init15 echo pca9506 "0x20" > /sys/bus/i2c/devices/i2c-13/new_device
16 echo pca9506 "0x21" > /sys/bus/i2c/devices/i2c-13/new_device
17 echo pca9506 "0x22" > /sys/bus/i2c/devices/i2c-13/new_device
18 echo pca9506 "0x23" > /sys/bus/i2c/devices/i2c-13/new_device
27 set_gpio P48V_OCP_GPIO1 0
28 set_gpio P48V_OCP_GPIO2 0
29 set_gpio P48V_OCP_GPIO3 0
37 set_gpio MEDUSA_BOARD_REV_0 0
38 set_gpio MEDUSA_BOARD_REV_1 0
39 set_gpio MEDUSA_BOARD_REV_2 0
[all …]
/openbmc/u-boot/board/freescale/mpc8349emds/
H A Dpci.c69 val8 = 0; in pib_init()
70 i2c_write(0x23, 0x6, 1, &val8, 1); in pib_init()
71 i2c_write(0x23, 0x7, 1, &val8, 1); in pib_init()
72 val8 = 0xff; in pib_init()
73 i2c_write(0x23, 0x2, 1, &val8, 1); in pib_init()
74 i2c_write(0x23, 0x3, 1, &val8, 1); in pib_init()
76 val8 = 0; in pib_init()
77 i2c_write(0x26, 0x6, 1, &val8, 1); in pib_init()
78 val8 = 0x34; in pib_init()
79 i2c_write(0x26, 0x7, 1, &val8, 1); in pib_init()
[all …]
/openbmc/linux/drivers/infiniband/hw/qib/
H A Dqib_7322_regs.h35 #define QIB_7322_Revision_OFFS 0x0
36 #define QIB_7322_Revision_DEF 0x0000000002010601
37 #define QIB_7322_Revision_R_Simulator_LSB 0x3F
38 #define QIB_7322_Revision_R_Simulator_MSB 0x3F
39 #define QIB_7322_Revision_R_Simulator_RMASK 0x1
40 #define QIB_7322_Revision_R_Emulation_LSB 0x3E
41 #define QIB_7322_Revision_R_Emulation_MSB 0x3E
42 #define QIB_7322_Revision_R_Emulation_RMASK 0x1
43 #define QIB_7322_Revision_R_Emulation_Revcode_LSB 0x28
44 #define QIB_7322_Revision_R_Emulation_Revcode_MSB 0x3D
[all …]

12345678910>>...42