Home
last modified time | relevance | path

Searched +full:0 +full:x05f00000 (Results 1 – 7 of 7) sorted by relevance

/openbmc/openbmc/meta-nuvoton/dynamic-layers/arm-layer/recipes-security/optee/
H A Doptee-os_%.bbappend4 CFG_TZDRAM_START=0x02100000 \
5 CFG_TZDRAM_SIZE=0x03f00000 \
6 CFG_SHMEM_START=0x06000000 \
7 CFG_TEE_SDP_MEM_BASE=0x05F00000 \
8 CFG_TEE_SDP_MEM_SIZE=0x00100000 \
/openbmc/linux/Documentation/devicetree/bindings/clock/
H A Dqcom,sm6375-dispcc.yaml45 reg = <0x05f00000 0x20000>;
48 <&dsi_phy 0>,
/openbmc/u-boot/board/hisilicon/hikey/
H A Dhikey.c25 { 0, HI6220_GPIO_BASE(0)},
49 { "gpio_hi6220", &hi6220_gpio[0] },
95 .virt = 0x0UL,
96 .phys = 0x0UL,
97 .size = 0x80000000UL,
101 .virt = 0x80000000UL,
102 .phys = 0x80000000UL,
103 .size = 0x80000000UL,
109 0,
130 return 0; in board_uart_init()
[all …]
/openbmc/linux/arch/arm64/boot/dts/hisilicon/
H A Dhi6220-hikey.dts32 * 0x05e0,0000 - 0x05ef,ffff: MCU firmware runtime using
33 * 0x05f0,1000 - 0x05f0,1fff: Reboot reason
34 * 0x06df,f000 - 0x06df,ffff: Mailbox message data
35 * 0x0740,f000 - 0x0740,ffff: MCU firmware section
36 * 0x21f0,0000 - 0x21ff,ffff: pstore/ramoops buffer
37 * 0x3e00,0000 - 0x3fff,ffff: OP-TEE
39 memory@0 {
41 reg = <0x00000000 0x00000000 0x00000000 0x05e00000>,
42 <0x00000000 0x05f00000 0x00000000 0x00001000>,
43 <0x00000000 0x05f02000 0x00000000 0x00efd000>,
[all …]
/openbmc/qemu/hw/ppc/
H A Dppc4xx_sdram.c50 * and must be 0-terminated.
63 ram_addr_t base = 0; in ppc4xx_sdram_banks()
68 for (i = 0; i < nr_banks; i++) { in ppc4xx_sdram_banks()
69 for (j = 0; sdram_bank_sizes[j] != 0; j++) { in ppc4xx_sdram_banks()
94 for (i = 0; sdram_bank_sizes[i]; i++) { in ppc4xx_sdram_banks()
115 memory_region_add_subregion(&bank->container, 0, &bank->ram); in sdram_bank_map()
143 SDRAM0_CFGADDR = 0x010,
144 SDRAM0_CFGDATA = 0x011,
149 #define SDRAM_DDR_BCR_MASK 0xFFDEE001
157 bcr = 0; in sdram_ddr_bcr()
[all …]
/openbmc/linux/arch/arm64/boot/dts/qcom/
H A Dsm6115.dtsi27 #clock-cells = <0>;
32 #clock-cells = <0>;
38 #size-cells = <0>;
40 CPU0: cpu@0 {
43 reg = <0x0 0x0>;
44 clocks = <&cpufreq_hw 0>;
49 qcom,freq-domain = <&cpufreq_hw 0>;
62 reg = <0x0 0x1>;
63 clocks = <&cpufreq_hw 0>;
68 qcom,freq-domain = <&cpufreq_hw 0>;
[all …]
/openbmc/linux/arch/parisc/kernel/
H A Dperf_images.h27 0x4c00c000, 0x00000000, 0x00060000, 0x00000000,
28 0xe0e0e0e0, 0x004e0004, 0x07ffffff, 0xffc01380,
29 0x0101ffff, 0xfffff104, 0xe000c07f, 0xfffffffc,
30 0x01380010, 0x1fffffff, 0xff000000, 0x00000000,
31 0x00000fff, 0xff00000f, 0xffff0000, 0x0fffff00,
32 0x000fffff, 0x00000000, 0x00000000, 0x00ffffff,
33 0xfffff000, 0x0000000f, 0xffffffff, 0xff000000,
34 0x0000ffff, 0xfffffff0, 0x00000000, 0x0fffffff,
35 0xffff0000, 0x00000000, 0x6fffffff, 0xffffffff,
36 0xfff55fff, 0xffffffff, 0xffffffff, 0xf0000000,
[all …]