Home
last modified time | relevance | path

Searched +full:0 +full:x01800000 (Results 1 – 25 of 125) sorted by relevance

12345

/openbmc/u-boot/arch/arm/dts/
H A Dk3-am654-base-board.dts16 bootargs = "earlycon=ns16550a,mmio32,0x02800000";
22 reg = <0x00000000 0x80000000 0x00000000 0x80000000>,
23 <0x00000008 0x80000000 0x00000000 0x80000000>;
31 reg = <0 0x9e800000 0 0x01800000>; /* for OP-TEE */
32 alignment = <0x1000>;
H A Dk3-am65-main.dtsi16 reg = <0x00 0x01800000 0x00 0x10000>, /* GICD */
17 <0x00 0x01880000 0x00 0x90000>; /* GICR */
26 reg = <0x00 0x01820000 0x00 0x10000>;
36 reg = <0x00 0x32c00000 0x00 0x100000>,
37 <0x00 0x32400000 0x00 0x100000>,
38 <0x00 0x32800000 0x00 0x100000>;
45 reg = <0x00 0x02800000 0x00 0x100>;
55 reg = <0x00 0x02810000 0x00 0x100>;
65 reg = <0x00 0x02820000 0x00 0x100>;
/openbmc/linux/drivers/net/wireless/realtek/rtlwifi/btcoexist/
H A Dhalbtc8822bwifionly.c9 halwifionly_phy_set_bb_reg(wifionlycfg, 0x4c, 0x01800000, 0x2); in ex_hal8822b_wifi_only_hw_config()
11 halwifionly_phy_set_bb_reg(wifionlycfg, 0xcb4, 0xff, 0x77); in ex_hal8822b_wifi_only_hw_config()
13 halwifionly_phy_set_bb_reg(wifionlycfg, 0x974, 0x300, 0x3); in ex_hal8822b_wifi_only_hw_config()
15 halwifionly_phy_set_bb_reg(wifionlycfg, 0x1990, 0x300, 0x0); in ex_hal8822b_wifi_only_hw_config()
17 halwifionly_phy_set_bb_reg(wifionlycfg, 0xcbc, 0x80000, 0x0); in ex_hal8822b_wifi_only_hw_config()
19 halwifionly_phy_set_bb_reg(wifionlycfg, 0x70, 0xff000000, 0x0e); in ex_hal8822b_wifi_only_hw_config()
20 /*gnt_wl=1 , gnt_bt=0*/ in ex_hal8822b_wifi_only_hw_config()
21 halwifionly_phy_set_bb_reg(wifionlycfg, 0x1704, 0xffffffff, 0x7700); in ex_hal8822b_wifi_only_hw_config()
22 halwifionly_phy_set_bb_reg(wifionlycfg, 0x1700, 0xffffffff, 0xc00f0038); in ex_hal8822b_wifi_only_hw_config()
41 halwifionly_phy_set_bb_reg(wifionlycfg, 0xcbc, 0x300, 0x1); in hal8822b_wifi_only_switch_antenna()
[all …]
/openbmc/linux/arch/arm64/boot/dts/ti/
H A Dk3-am68-sk-som.dtsi15 reg = <0x00 0x80000000 0x00 0x80000000>,
16 <0x08 0x80000000 0x03 0x80000000>;
25 reg = <0x00 0x9e800000 0x00 0x01800000>;
34 J721S2_WKUP_IOPAD(0x098, PIN_INPUT, 0) /* (H24) WKUP_I2C0_SCL */
35 J721S2_WKUP_IOPAD(0x09c, PIN_INPUT, 0) /* (H27) WKUP_I2C0_SDA */
43 pinctrl-0 = <&wkup_i2c0_pins_default>;
49 reg = <0x51>;
H A Dk3-j721e.dtsi25 #size-cells = <0>;
39 cpu0: cpu@0 {
41 reg = <0x000>;
44 i-cache-size = <0xC000>;
47 d-cache-size = <0x8000>;
55 reg = <0x001>;
58 i-cache-size = <0xC000>;
61 d-cache-size = <0x8000>;
72 cache-size = <0x100000>;
114 ranges = <0x00 0x00100000 0x00 0x00100000 0x00 0x00020000>, /* ctrl mmr */
[all …]
H A Dk3-am62p5-sk.dts29 reg = <0x00000000 0x80000000 0x00000000 0x80000000>,
30 <0x00000008 0x80000000 0x00000001 0x80000000>;
40 reg = <0x00 0x9e780000 0x00 0x80000>;
45 reg = <0x00 0x9e800000 0x00 0x01800000>; /* for OP-TEE */
51 reg = <0x00 0x9c900000 0x00 0x01e00000>;
61 AM62PX_IOPAD(0x1c8, PIN_INPUT, 0) /* (A22) UART0_RXD */
62 AM62PX_IOPAD(0x1cc, PIN_OUTPUT, 0) /* (B22) UART0_TXD */
63 AM62PX_IOPAD(0x1d0, PIN_INPUT, 0) /* (A23) UART0_CTSn */
64 AM62PX_IOPAD(0x1d4, PIN_OUTPUT, 0) /* (C22) UART0_RTSn */
71 AM62PX_IOPAD(0x194, PIN_INPUT, 2) /* (D25) MCASP0_AXR3 */
[all …]
H A Dk3-am62p-main.dtsi10 reg = <0x00 0x70000000 0x00 0x10000>;
13 ranges = <0x00 0x00 0x70000000 0x10000>;
23 reg = <0x00 0x01800000 0x00 0x10000>, /* GICD */
24 <0x00 0x01880000 0x00 0xc0000>, /* GICR */
25 <0x01 0x00000000 0x00 0x2000>, /* GICC */
26 <0x01 0x00010000 0x00 0x1000>, /* GICH */
27 <0x01 0x00020000 0x00 0x2000>; /* GICV */
36 reg = <0x00 0x01820000 0x00 0x10000>;
37 socionext,synquacer-pre-its = <0x1000000 0x400000>;
49 ranges = <0x00 0x48000000 0x00 0x48000000 0x00 0x06400000>;
[all …]
H A Dk3-j721s2-som-p0.dtsi17 reg = <0x00 0x80000000 0x00 0x80000000>,
18 <0x08 0x80000000 0x03 0x80000000>;
28 reg = <0x00 0x9e800000 0x00 0x01800000>;
29 alignment = <0x1000>;
49 #phy-cells = <0>;
57 J721S2_WKUP_IOPAD(0x000, PIN_OUTPUT, 0) /* (D19) MCU_OSPI0_CLK */
58 J721S2_WKUP_IOPAD(0x02c, PIN_OUTPUT, 0) /* (F15) MCU_OSPI0_CSn0 */
59 J721S2_WKUP_IOPAD(0x00c, PIN_INPUT, 0) /* (C19) MCU_OSPI0_D0 */
60 J721S2_WKUP_IOPAD(0x010, PIN_INPUT, 0) /* (F16) MCU_OSPI0_D1 */
61 J721S2_WKUP_IOPAD(0x014, PIN_INPUT, 0) /* (G15) MCU_OSPI0_D2 */
[all …]
/openbmc/linux/Documentation/devicetree/bindings/clock/
H A Dqcom,gcc-ipq8074.yaml45 reg = <0x01800000 0x80000>;
H A Dqcom,gcc-qcs404.yaml27 - description: PCIe 0 PIPE clock (optional)
28 - description: DSI phy instance 0 dsi clock
29 - description: DSI phy instance 0 byte clock
53 reg = <0x01800000 0x80000>;
H A Dqcom,ipq5332-gcc.yaml43 reg = <0x01800000 0x80000>;
H A Dqcom,gcc-msm8909.yaml31 - description: DSI phy instance 0 dsi clock
32 - description: DSI phy instance 0 byte clock
55 reg = <0x01800000 0x80000>;
59 clocks = <&xo_board>, <&sleep_clk>, <&dsi0_phy 1>, <&dsi0_phy 0>;
H A Dqcom,ipq9574-gcc.yaml49 reg = <0x01800000 0x80000>;
H A Dqcom,ipq5018-gcc.yaml49 reg = <0x01800000 0x80000>;
H A Dqcom,gcc-msm8953.yaml57 reg = <0x01800000 0x80000>;
61 <&dsi0_phy 0>,
63 <&dsi1_phy 0>;
/openbmc/linux/arch/mips/include/asm/sn/sn0/
H A Daddrs.h57 #define NASID_BITMASK (0x1ffLL)
62 #define BDDIR_UPPER_MASK (UINT64_CAST 0x7ffff << 10)
63 #define BDECC_UPPER_MASK (UINT64_CAST 0x3ffffff << 3)
70 #define NASID_BITMASK (0xffLL)
76 #define BDDIR_UPPER_MASK (UINT64_CAST 0xfffff << 10)
77 #define BDECC_UPPER_MASK (UINT64_CAST 0x7ffffff << 3)
90 ((widget == 0) ? NODE_BWIN_BASE((nasid), SWIN0_BIGWIN) \
106 #define BWIN_WIDGET_MASK 0x7
150 #define MISC_PROM_BASE PHYS_TO_K0(0x01300000)
151 #define MISC_PROM_SIZE 0x200000
[all …]
/openbmc/linux/arch/m68k/include/asm/
H A Dtraps.h29 #define VEC_RESETSP (0)
100 #define PS_T (0x8000)
101 #define PS_S (0x2000)
102 #define PS_M (0x1000)
103 #define PS_C (0x0001)
107 #define FC (0x8000)
108 #define FB (0x4000)
109 #define RC (0x2000)
110 #define RB (0x1000)
111 #define DF (0x0100)
[all …]
/openbmc/u-boot/board/altera/arria5-socdk/qts/
H A Diocsr_config.h15 0x00000000,
16 0x00000000,
17 0x00000000,
18 0x00000000,
19 0x00000000,
20 0x00008000,
21 0x00060180,
22 0x18060000,
23 0x18000060,
24 0x00018060,
[all …]
/openbmc/linux/arch/powerpc/boot/dts/
H A Dgamecube.dts24 reg = <0x00000000 0x01800000>;
29 #size-cells = <0>;
31 PowerPC,gekko@0 {
33 reg = <0>;
49 ranges = <0x0c000000 0x0c000000 0x00010000>;
54 reg = <0x0c002000 0x100>;
60 reg = <0x0c003000 0x100>;
73 reg = <0x0c005000 0x200>;
76 memory@0 {
78 reg = <0 0x1000000>; /* 16MB */
[all …]
/openbmc/linux/arch/sh/include/mach-se/mach/
H A Dse7722.h17 #define PA_ROM 0xa0000000 /* EPROM */
18 #define PA_ROM_SIZE 0x00200000 /* EPROM size 2M byte */
19 #define PA_FROM 0xa1000000 /* Flash-ROM */
20 #define PA_FROM_SIZE 0x01000000 /* Flash-ROM size 16M byte */
21 #define PA_EXT1 0xa4000000
22 #define PA_EXT1_SIZE 0x04000000
23 #define PA_SDRAM 0xaC000000 /* DDR-SDRAM(Area3) 64MB */
24 #define PA_SDRAM_SIZE 0x04000000
26 #define PA_EXT4 0xb0000000
27 #define PA_EXT4_SIZE 0x04000000
[all …]
/openbmc/linux/arch/sh/include/mach-common/mach/
H A Dsdk7780.h16 #define PA_ROM 0xa0000000 /* EPROM */
17 #define PA_ROM_SIZE 0x00400000 /* EPROM size 4M byte */
18 #define PA_FROM 0xa0800000 /* Flash-ROM */
19 #define PA_FROM_SIZE 0x00400000 /* Flash-ROM size 4M byte */
20 #define PA_EXT1 0xa4000000
21 #define PA_EXT1_SIZE 0x04000000
22 #define PA_SDRAM 0xa8000000 /* DDR-SDRAM(Area2/3) 128MB */
23 #define PA_SDRAM_SIZE 0x08000000
25 #define PA_EXT4 0xb0000000
26 #define PA_EXT4_SIZE 0x04000000
[all …]
/openbmc/linux/drivers/clk/qcom/
H A Dgpucc-sc8280xp.c41 { 249600000, 1800000000, 0 },
45 .l = 0x1c,
46 .alpha = 0xa555,
47 .config_ctl_val = 0x20485699,
48 .config_ctl_hi_val = 0x00002261,
49 .config_ctl_hi1_val = 0x2a9a699c,
50 .test_ctl_val = 0x00000000,
51 .test_ctl_hi_val = 0x00000000,
52 .test_ctl_hi1_val = 0x01800000,
53 .user_ctl_val = 0x00000000,
[all …]
/openbmc/linux/arch/mips/include/asm/mach-rc32434/
H A Dddr.h49 #define DDR0_PHYS_ADDR 0x18018000
52 #define DDR_MASK 0xffff0000
58 #define RC32434_DDR0_ATA_MSK 0x000000E0
60 #define RC32434_DDR0_DBW_MSK 0x00000100
62 #define RC32434_DDR0_WR_MSK 0x00000600
64 #define RC32434_DDR0_PS_MSK 0x00001800
66 #define RC32434_DDR0_DTYPE_MSK 0x0000e000
68 #define RC32434_DDR0_RFC_MSK 0x000f0000
70 #define RC32434_DDR0_RP_MSK 0x00300000
72 #define RC32434_DDR0_AP_MSK 0x00400000
[all …]
/openbmc/linux/arch/mips/include/asm/ip32/
H A Dcrime.h18 #define CRIME_BASE 0x14000000 /* physical */
22 #define CRIME_ID_MASK 0xff
23 #define CRIME_ID_IDBITS 0xf0
24 #define CRIME_ID_IDVALUE 0xa0
25 #define CRIME_ID_REV 0x0f
26 #define CRIME_REV_PETTY 0x00
27 #define CRIME_REV_11 0x11
28 #define CRIME_REV_13 0x13
29 #define CRIME_REV_14 0x14
32 #define CRIME_CONTROL_MASK 0x3fff
[all …]
/openbmc/linux/sound/soc/amd/
H A Dacp.h8 #define ACP_PAGE_SIZE_4K_ENABLE 0x02
11 #define ACP_CAPTURE_PTE_OFFSET 0
14 #define ACP_ST_PLAYBACK_PTE_OFFSET 0x04
15 #define ACP_ST_CAPTURE_PTE_OFFSET 0x00
16 #define ACP_ST_BT_PLAYBACK_PTE_OFFSET 0x08
17 #define ACP_ST_BT_CAPTURE_PTE_OFFSET 0x0c
19 #define ACP_GARLIC_CNTL_DEFAULT 0x00000FB4
20 #define ACP_ONION_CNTL_DEFAULT 0x00000FB4
22 #define ACP_PHYSICAL_BASE 0x14000
32 #define ACP_SRAM_BANK_1_ADDRESS 0x4002000
[all …]

12345