Searched defs:divp (Results 1 – 11 of 11) sorted by relevance
| /openbmc/u-boot/arch/arm/mach-tegra/ |
| H A D | cpu.c | 171 u32 divp, u32 cpcon) in pllx_set_rate()
|
| H A D | clock.c | 90 u32 *divp, u32 *cpcon, u32 *lfcon) in clock_ll_read_pll()
114 u32 divp, u32 cpcon, u32 lfcon) in clock_start_pll()
|
| /openbmc/linux/drivers/clk/sunxi/ |
| H A D | clk-sun9i-cpus.c | 72 static long sun9i_a80_cpus_clk_round(unsigned long rate, u8 *divp, u8 *pre_divp, in sun9i_a80_cpus_clk_round()
|
| /openbmc/u-boot/arch/arm/include/asm/arch-tegra/ |
| H A D | warmboot.h | 75 u32 divp:3; member
|
| /openbmc/u-boot/arch/arm/mach-tegra/tegra20/ |
| H A D | warmboot.c | 153 u32 divm, divn, divp, cpcon, lfcon; in warmboot_save_sdram_params() local
|
| /openbmc/linux/drivers/media/dvb-frontends/ |
| H A D | si2165.c | 205 u8 divp = 1; /* only 1 or 4 */ in si2165_init_pll() local
|
| /openbmc/u-boot/arch/arm/mach-tegra/tegra124/ |
| H A D | clock.c | 1066 u32 divm, divn, divp, cpcon; in clock_set_display_rate() local
|
| /openbmc/u-boot/drivers/clk/ |
| H A D | clk_stm32h7.c | 322 u8 divp; member
|
| /openbmc/linux/drivers/gpu/drm/tegra/ |
| H A D | dsi.c | 390 unsigned int *mulp, unsigned int *divp) in tegra_dsi_get_muldiv()
|
| /openbmc/linux/drivers/scsi/sym53c8xx_2/ |
| H A D | sym_hipd.c | 469 sym_getsync(struct sym_hcb *np, u_char dt, u_char sfac, u_char *divp, u_char *fakp)
|
| /openbmc/linux/drivers/clk/tegra/ |
| H A D | clk-pll.c | 1021 u32 divn = 0, divm = 0, divp = 0; in clk_plle_recalc_rate() local
|