Home
last modified time | relevance | path

Searched defs:XCHAL_DCACHE_BANKS (Results 1 – 10 of 10) sorted by relevance

/openbmc/qemu/target/xtensa/core-test_mmuhifi_c3/
H A Dcore-isa.h231 #define XCHAL_DCACHE_BANKS 1 /* number of banks */ macro
/openbmc/linux/arch/xtensa/variants/test_kc705_hifi/include/variant/
H A Dcore.h231 #define XCHAL_DCACHE_BANKS 1 /* number of banks */ macro
/openbmc/linux/arch/xtensa/variants/de212/include/variant/
H A Dcore.h266 #define XCHAL_DCACHE_BANKS 1 /* number of banks */ macro
/openbmc/linux/arch/xtensa/variants/csp/include/variant/
H A Dcore.h266 #define XCHAL_DCACHE_BANKS 1 /* number of banks */ macro
/openbmc/qemu/target/xtensa/core-test_kc705_be/
H A Dcore-isa.h266 #define XCHAL_DCACHE_BANKS 1 /* number of banks */ macro
/openbmc/u-boot/arch/xtensa/include/asm/arch-de212/
H A Dcore.h244 #define XCHAL_DCACHE_BANKS 1 /* number of banks */ macro
/openbmc/linux/arch/xtensa/variants/test_kc705_be/include/variant/
H A Dcore.h267 #define XCHAL_DCACHE_BANKS 1 /* number of banks */ macro
/openbmc/qemu/target/xtensa/core-de212/
H A Dcore-isa.h278 #define XCHAL_DCACHE_BANKS 1 /* number of banks */ macro
/openbmc/qemu/target/xtensa/core-sample_controller/
H A Dcore-isa.h296 #define XCHAL_DCACHE_BANKS 0 /* number of banks */ macro
/openbmc/qemu/target/xtensa/core-de233_fpu/
H A Dcore-isa.h378 #define XCHAL_DCACHE_BANKS 1 /* number of banks */ macro