1 // SPDX-License-Identifier: GPL-2.0-only
2 /*
3 * lpc_ich.c - LPC interface for Intel ICH
4 *
5 * LPC bridge function of the Intel ICH contains many other
6 * functional units, such as Interrupt controllers, Timers,
7 * Power Management, System Management, GPIO, RTC, and LPC
8 * Configuration Registers.
9 *
10 * This driver is derived from lpc_sch.
11 *
12 * Copyright (c) 2017, 2021-2022 Intel Corporation
13 * Copyright (c) 2011 Extreme Engineering Solution, Inc.
14 * Author: Aaron Sierra <asierra@xes-inc.com>
15 *
16 * This driver supports the following I/O Controller hubs:
17 * (See the intel documentation on http://developer.intel.com.)
18 * document number 290655-003, 290677-014: 82801AA (ICH), 82801AB (ICHO)
19 * document number 290687-002, 298242-027: 82801BA (ICH2)
20 * document number 290733-003, 290739-013: 82801CA (ICH3-S)
21 * document number 290716-001, 290718-007: 82801CAM (ICH3-M)
22 * document number 290744-001, 290745-025: 82801DB (ICH4)
23 * document number 252337-001, 252663-008: 82801DBM (ICH4-M)
24 * document number 273599-001, 273645-002: 82801E (C-ICH)
25 * document number 252516-001, 252517-028: 82801EB (ICH5), 82801ER (ICH5R)
26 * document number 300641-004, 300884-013: 6300ESB
27 * document number 301473-002, 301474-026: 82801F (ICH6)
28 * document number 313082-001, 313075-006: 631xESB, 632xESB
29 * document number 307013-003, 307014-024: 82801G (ICH7)
30 * document number 322896-001, 322897-001: NM10
31 * document number 313056-003, 313057-017: 82801H (ICH8)
32 * document number 316972-004, 316973-012: 82801I (ICH9)
33 * document number 319973-002, 319974-002: 82801J (ICH10)
34 * document number 322169-001, 322170-003: 5 Series, 3400 Series (PCH)
35 * document number 320066-003, 320257-008: EP80597 (IICH)
36 * document number 324645-001, 324646-001: Cougar Point (CPT)
37 */
38
39 #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
40
41 #include <linux/kernel.h>
42 #include <linux/module.h>
43 #include <linux/errno.h>
44 #include <linux/acpi.h>
45 #include <linux/pci.h>
46 #include <linux/pinctrl/pinctrl.h>
47 #include <linux/mfd/core.h>
48 #include <linux/mfd/lpc_ich.h>
49 #include <linux/platform_data/itco_wdt.h>
50 #include <linux/platform_data/x86/p2sb.h>
51
52 #define ACPIBASE 0x40
53 #define ACPIBASE_GPE_OFF 0x28
54 #define ACPIBASE_GPE_END 0x2f
55 #define ACPIBASE_SMI_OFF 0x30
56 #define ACPIBASE_SMI_END 0x33
57 #define ACPIBASE_PMC_OFF 0x08
58 #define ACPIBASE_PMC_END 0x0c
59 #define ACPIBASE_TCO_OFF 0x60
60 #define ACPIBASE_TCO_END 0x7f
61 #define ACPICTRL_PMCBASE 0x44
62
63 #define ACPIBASE_GCS_OFF 0x3410
64 #define ACPIBASE_GCS_END 0x3414
65
66 #define SPIBASE_BYT 0x54
67 #define SPIBASE_BYT_SZ 512
68 #define SPIBASE_BYT_EN BIT(1)
69 #define BYT_BCR 0xfc
70 #define BYT_BCR_WPD BIT(0)
71
72 #define SPIBASE_LPT 0x3800
73 #define SPIBASE_LPT_SZ 512
74 #define BCR 0xdc
75 #define BCR_WPD BIT(0)
76
77 #define GPIOBASE_ICH0 0x58
78 #define GPIOCTRL_ICH0 0x5C
79 #define GPIOBASE_ICH6 0x48
80 #define GPIOCTRL_ICH6 0x4C
81
82 #define RCBABASE 0xf0
83
84 #define wdt_io_res(i) wdt_res(0, i)
85 #define wdt_mem_res(i) wdt_res(ICH_RES_MEM_OFF, i)
86 #define wdt_res(b, i) (&wdt_ich_res[(b) + (i)])
87
88 struct lpc_ich_priv {
89 int chipset;
90
91 int abase; /* ACPI base */
92 int actrl_pbase; /* ACPI control or PMC base */
93 int gbase; /* GPIO base */
94 int gctrl; /* GPIO control */
95
96 int abase_save; /* Cached ACPI base value */
97 int actrl_pbase_save; /* Cached ACPI control or PMC base value */
98 int gctrl_save; /* Cached GPIO control value */
99 };
100
101 static struct resource wdt_ich_res[] = {
102 /* ACPI - TCO */
103 {
104 .flags = IORESOURCE_IO,
105 },
106 /* ACPI - SMI */
107 {
108 .flags = IORESOURCE_IO,
109 },
110 /* GCS or PMC */
111 {
112 .flags = IORESOURCE_MEM,
113 },
114 };
115
116 static struct resource gpio_ich_res[] = {
117 /* GPIO */
118 {
119 .flags = IORESOURCE_IO,
120 },
121 /* ACPI - GPE0 */
122 {
123 .flags = IORESOURCE_IO,
124 },
125 };
126
127 static struct resource intel_spi_res[] = {
128 {
129 .flags = IORESOURCE_MEM,
130 }
131 };
132
133 static struct mfd_cell lpc_ich_wdt_cell = {
134 .name = "iTCO_wdt",
135 .num_resources = ARRAY_SIZE(wdt_ich_res),
136 .resources = wdt_ich_res,
137 .ignore_resource_conflicts = true,
138 };
139
140 static struct mfd_cell lpc_ich_gpio_cell = {
141 .name = "gpio_ich",
142 .num_resources = ARRAY_SIZE(gpio_ich_res),
143 .resources = gpio_ich_res,
144 .ignore_resource_conflicts = true,
145 };
146
147 #define APL_GPIO_NORTH 0
148 #define APL_GPIO_NORTHWEST 1
149 #define APL_GPIO_WEST 2
150 #define APL_GPIO_SOUTHWEST 3
151 #define APL_GPIO_NR_DEVICES 4
152
153 /* Offset data for Apollo Lake GPIO controllers */
154 static resource_size_t apl_gpio_offsets[APL_GPIO_NR_DEVICES] = {
155 [APL_GPIO_NORTH] = 0xc50000,
156 [APL_GPIO_NORTHWEST] = 0xc40000,
157 [APL_GPIO_WEST] = 0xc70000,
158 [APL_GPIO_SOUTHWEST] = 0xc00000,
159 };
160
161 #define APL_GPIO_RESOURCE_SIZE 0x1000
162
163 #define APL_GPIO_IRQ 14
164
165 static struct resource apl_gpio_resources[APL_GPIO_NR_DEVICES][2] = {
166 [APL_GPIO_NORTH] = {
167 DEFINE_RES_MEM(0, 0),
168 DEFINE_RES_IRQ(APL_GPIO_IRQ),
169 },
170 [APL_GPIO_NORTHWEST] = {
171 DEFINE_RES_MEM(0, 0),
172 DEFINE_RES_IRQ(APL_GPIO_IRQ),
173 },
174 [APL_GPIO_WEST] = {
175 DEFINE_RES_MEM(0, 0),
176 DEFINE_RES_IRQ(APL_GPIO_IRQ),
177 },
178 [APL_GPIO_SOUTHWEST] = {
179 DEFINE_RES_MEM(0, 0),
180 DEFINE_RES_IRQ(APL_GPIO_IRQ),
181 },
182 };
183
184 static const struct mfd_cell apl_gpio_devices[APL_GPIO_NR_DEVICES] = {
185 [APL_GPIO_NORTH] = {
186 .name = "apollolake-pinctrl",
187 .id = APL_GPIO_NORTH,
188 .num_resources = ARRAY_SIZE(apl_gpio_resources[APL_GPIO_NORTH]),
189 .resources = apl_gpio_resources[APL_GPIO_NORTH],
190 .ignore_resource_conflicts = true,
191 },
192 [APL_GPIO_NORTHWEST] = {
193 .name = "apollolake-pinctrl",
194 .id = APL_GPIO_NORTHWEST,
195 .num_resources = ARRAY_SIZE(apl_gpio_resources[APL_GPIO_NORTHWEST]),
196 .resources = apl_gpio_resources[APL_GPIO_NORTHWEST],
197 .ignore_resource_conflicts = true,
198 },
199 [APL_GPIO_WEST] = {
200 .name = "apollolake-pinctrl",
201 .id = APL_GPIO_WEST,
202 .num_resources = ARRAY_SIZE(apl_gpio_resources[APL_GPIO_WEST]),
203 .resources = apl_gpio_resources[APL_GPIO_WEST],
204 .ignore_resource_conflicts = true,
205 },
206 [APL_GPIO_SOUTHWEST] = {
207 .name = "apollolake-pinctrl",
208 .id = APL_GPIO_SOUTHWEST,
209 .num_resources = ARRAY_SIZE(apl_gpio_resources[APL_GPIO_SOUTHWEST]),
210 .resources = apl_gpio_resources[APL_GPIO_SOUTHWEST],
211 .ignore_resource_conflicts = true,
212 },
213 };
214
215 static struct mfd_cell lpc_ich_spi_cell = {
216 .name = "intel-spi",
217 .num_resources = ARRAY_SIZE(intel_spi_res),
218 .resources = intel_spi_res,
219 .ignore_resource_conflicts = true,
220 };
221
222 /* chipset related info */
223 enum lpc_chipsets {
224 LPC_ICH = 0, /* ICH */
225 LPC_ICH0, /* ICH0 */
226 LPC_ICH2, /* ICH2 */
227 LPC_ICH2M, /* ICH2-M */
228 LPC_ICH3, /* ICH3-S */
229 LPC_ICH3M, /* ICH3-M */
230 LPC_ICH4, /* ICH4 */
231 LPC_ICH4M, /* ICH4-M */
232 LPC_CICH, /* C-ICH */
233 LPC_ICH5, /* ICH5 & ICH5R */
234 LPC_6300ESB, /* 6300ESB */
235 LPC_ICH6, /* ICH6 & ICH6R */
236 LPC_ICH6M, /* ICH6-M */
237 LPC_ICH6W, /* ICH6W & ICH6RW */
238 LPC_631XESB, /* 631xESB/632xESB */
239 LPC_ICH7, /* ICH7 & ICH7R */
240 LPC_ICH7DH, /* ICH7DH */
241 LPC_ICH7M, /* ICH7-M & ICH7-U */
242 LPC_ICH7MDH, /* ICH7-M DH */
243 LPC_NM10, /* NM10 */
244 LPC_ICH8, /* ICH8 & ICH8R */
245 LPC_ICH8DH, /* ICH8DH */
246 LPC_ICH8DO, /* ICH8DO */
247 LPC_ICH8M, /* ICH8M */
248 LPC_ICH8ME, /* ICH8M-E */
249 LPC_ICH9, /* ICH9 */
250 LPC_ICH9R, /* ICH9R */
251 LPC_ICH9DH, /* ICH9DH */
252 LPC_ICH9DO, /* ICH9DO */
253 LPC_ICH9M, /* ICH9M */
254 LPC_ICH9ME, /* ICH9M-E */
255 LPC_ICH10, /* ICH10 */
256 LPC_ICH10R, /* ICH10R */
257 LPC_ICH10D, /* ICH10D */
258 LPC_ICH10DO, /* ICH10DO */
259 LPC_PCH, /* PCH Desktop Full Featured */
260 LPC_PCHM, /* PCH Mobile Full Featured */
261 LPC_P55, /* P55 */
262 LPC_PM55, /* PM55 */
263 LPC_H55, /* H55 */
264 LPC_QM57, /* QM57 */
265 LPC_H57, /* H57 */
266 LPC_HM55, /* HM55 */
267 LPC_Q57, /* Q57 */
268 LPC_HM57, /* HM57 */
269 LPC_PCHMSFF, /* PCH Mobile SFF Full Featured */
270 LPC_QS57, /* QS57 */
271 LPC_3400, /* 3400 */
272 LPC_3420, /* 3420 */
273 LPC_3450, /* 3450 */
274 LPC_EP80579, /* EP80579 */
275 LPC_CPT, /* Cougar Point */
276 LPC_CPTD, /* Cougar Point Desktop */
277 LPC_CPTM, /* Cougar Point Mobile */
278 LPC_PBG, /* Patsburg */
279 LPC_DH89XXCC, /* DH89xxCC */
280 LPC_PPT, /* Panther Point */
281 LPC_LPT, /* Lynx Point */
282 LPC_LPT_LP, /* Lynx Point-LP */
283 LPC_WBG, /* Wellsburg */
284 LPC_AVN, /* Avoton SoC */
285 LPC_BAYTRAIL, /* Bay Trail SoC */
286 LPC_COLETO, /* Coleto Creek */
287 LPC_WPT_LP, /* Wildcat Point-LP */
288 LPC_BRASWELL, /* Braswell SoC */
289 LPC_LEWISBURG, /* Lewisburg */
290 LPC_9S, /* 9 Series */
291 LPC_APL, /* Apollo Lake SoC */
292 LPC_GLK, /* Gemini Lake SoC */
293 LPC_COUGARMOUNTAIN,/* Cougar Mountain SoC*/
294 };
295
296 static struct lpc_ich_info lpc_chipset_info[] = {
297 [LPC_ICH] = {
298 .name = "ICH",
299 .iTCO_version = 1,
300 },
301 [LPC_ICH0] = {
302 .name = "ICH0",
303 .iTCO_version = 1,
304 },
305 [LPC_ICH2] = {
306 .name = "ICH2",
307 .iTCO_version = 1,
308 },
309 [LPC_ICH2M] = {
310 .name = "ICH2-M",
311 .iTCO_version = 1,
312 },
313 [LPC_ICH3] = {
314 .name = "ICH3-S",
315 .iTCO_version = 1,
316 },
317 [LPC_ICH3M] = {
318 .name = "ICH3-M",
319 .iTCO_version = 1,
320 },
321 [LPC_ICH4] = {
322 .name = "ICH4",
323 .iTCO_version = 1,
324 },
325 [LPC_ICH4M] = {
326 .name = "ICH4-M",
327 .iTCO_version = 1,
328 },
329 [LPC_CICH] = {
330 .name = "C-ICH",
331 .iTCO_version = 1,
332 },
333 [LPC_ICH5] = {
334 .name = "ICH5 or ICH5R",
335 .iTCO_version = 1,
336 },
337 [LPC_6300ESB] = {
338 .name = "6300ESB",
339 .iTCO_version = 1,
340 },
341 [LPC_ICH6] = {
342 .name = "ICH6 or ICH6R",
343 .iTCO_version = 2,
344 .gpio_version = ICH_V6_GPIO,
345 },
346 [LPC_ICH6M] = {
347 .name = "ICH6-M",
348 .iTCO_version = 2,
349 .gpio_version = ICH_V6_GPIO,
350 },
351 [LPC_ICH6W] = {
352 .name = "ICH6W or ICH6RW",
353 .iTCO_version = 2,
354 .gpio_version = ICH_V6_GPIO,
355 },
356 [LPC_631XESB] = {
357 .name = "631xESB/632xESB",
358 .iTCO_version = 2,
359 .gpio_version = ICH_V6_GPIO,
360 },
361 [LPC_ICH7] = {
362 .name = "ICH7 or ICH7R",
363 .iTCO_version = 2,
364 .gpio_version = ICH_V7_GPIO,
365 },
366 [LPC_ICH7DH] = {
367 .name = "ICH7DH",
368 .iTCO_version = 2,
369 .gpio_version = ICH_V7_GPIO,
370 },
371 [LPC_ICH7M] = {
372 .name = "ICH7-M or ICH7-U",
373 .iTCO_version = 2,
374 .gpio_version = ICH_V7_GPIO,
375 },
376 [LPC_ICH7MDH] = {
377 .name = "ICH7-M DH",
378 .iTCO_version = 2,
379 .gpio_version = ICH_V7_GPIO,
380 },
381 [LPC_NM10] = {
382 .name = "NM10",
383 .iTCO_version = 2,
384 .gpio_version = ICH_V7_GPIO,
385 },
386 [LPC_ICH8] = {
387 .name = "ICH8 or ICH8R",
388 .iTCO_version = 2,
389 .gpio_version = ICH_V7_GPIO,
390 },
391 [LPC_ICH8DH] = {
392 .name = "ICH8DH",
393 .iTCO_version = 2,
394 .gpio_version = ICH_V7_GPIO,
395 },
396 [LPC_ICH8DO] = {
397 .name = "ICH8DO",
398 .iTCO_version = 2,
399 .gpio_version = ICH_V7_GPIO,
400 },
401 [LPC_ICH8M] = {
402 .name = "ICH8M",
403 .iTCO_version = 2,
404 .gpio_version = ICH_V7_GPIO,
405 },
406 [LPC_ICH8ME] = {
407 .name = "ICH8M-E",
408 .iTCO_version = 2,
409 .gpio_version = ICH_V7_GPIO,
410 },
411 [LPC_ICH9] = {
412 .name = "ICH9",
413 .iTCO_version = 2,
414 .gpio_version = ICH_V9_GPIO,
415 },
416 [LPC_ICH9R] = {
417 .name = "ICH9R",
418 .iTCO_version = 2,
419 .gpio_version = ICH_V9_GPIO,
420 },
421 [LPC_ICH9DH] = {
422 .name = "ICH9DH",
423 .iTCO_version = 2,
424 .gpio_version = ICH_V9_GPIO,
425 },
426 [LPC_ICH9DO] = {
427 .name = "ICH9DO",
428 .iTCO_version = 2,
429 .gpio_version = ICH_V9_GPIO,
430 },
431 [LPC_ICH9M] = {
432 .name = "ICH9M",
433 .iTCO_version = 2,
434 .gpio_version = ICH_V9_GPIO,
435 },
436 [LPC_ICH9ME] = {
437 .name = "ICH9M-E",
438 .iTCO_version = 2,
439 .gpio_version = ICH_V9_GPIO,
440 },
441 [LPC_ICH10] = {
442 .name = "ICH10",
443 .iTCO_version = 2,
444 .gpio_version = ICH_V10CONS_GPIO,
445 },
446 [LPC_ICH10R] = {
447 .name = "ICH10R",
448 .iTCO_version = 2,
449 .gpio_version = ICH_V10CONS_GPIO,
450 },
451 [LPC_ICH10D] = {
452 .name = "ICH10D",
453 .iTCO_version = 2,
454 .gpio_version = ICH_V10CORP_GPIO,
455 },
456 [LPC_ICH10DO] = {
457 .name = "ICH10DO",
458 .iTCO_version = 2,
459 .gpio_version = ICH_V10CORP_GPIO,
460 },
461 [LPC_PCH] = {
462 .name = "PCH Desktop Full Featured",
463 .iTCO_version = 2,
464 .gpio_version = ICH_V5_GPIO,
465 },
466 [LPC_PCHM] = {
467 .name = "PCH Mobile Full Featured",
468 .iTCO_version = 2,
469 .gpio_version = ICH_V5_GPIO,
470 },
471 [LPC_P55] = {
472 .name = "P55",
473 .iTCO_version = 2,
474 .gpio_version = ICH_V5_GPIO,
475 },
476 [LPC_PM55] = {
477 .name = "PM55",
478 .iTCO_version = 2,
479 .gpio_version = ICH_V5_GPIO,
480 },
481 [LPC_H55] = {
482 .name = "H55",
483 .iTCO_version = 2,
484 .gpio_version = ICH_V5_GPIO,
485 },
486 [LPC_QM57] = {
487 .name = "QM57",
488 .iTCO_version = 2,
489 .gpio_version = ICH_V5_GPIO,
490 },
491 [LPC_H57] = {
492 .name = "H57",
493 .iTCO_version = 2,
494 .gpio_version = ICH_V5_GPIO,
495 },
496 [LPC_HM55] = {
497 .name = "HM55",
498 .iTCO_version = 2,
499 .gpio_version = ICH_V5_GPIO,
500 },
501 [LPC_Q57] = {
502 .name = "Q57",
503 .iTCO_version = 2,
504 .gpio_version = ICH_V5_GPIO,
505 },
506 [LPC_HM57] = {
507 .name = "HM57",
508 .iTCO_version = 2,
509 .gpio_version = ICH_V5_GPIO,
510 },
511 [LPC_PCHMSFF] = {
512 .name = "PCH Mobile SFF Full Featured",
513 .iTCO_version = 2,
514 .gpio_version = ICH_V5_GPIO,
515 },
516 [LPC_QS57] = {
517 .name = "QS57",
518 .iTCO_version = 2,
519 .gpio_version = ICH_V5_GPIO,
520 },
521 [LPC_3400] = {
522 .name = "3400",
523 .iTCO_version = 2,
524 .gpio_version = ICH_V5_GPIO,
525 },
526 [LPC_3420] = {
527 .name = "3420",
528 .iTCO_version = 2,
529 .gpio_version = ICH_V5_GPIO,
530 },
531 [LPC_3450] = {
532 .name = "3450",
533 .iTCO_version = 2,
534 .gpio_version = ICH_V5_GPIO,
535 },
536 [LPC_EP80579] = {
537 .name = "EP80579",
538 .iTCO_version = 2,
539 },
540 [LPC_CPT] = {
541 .name = "Cougar Point",
542 .iTCO_version = 2,
543 .gpio_version = ICH_V5_GPIO,
544 },
545 [LPC_CPTD] = {
546 .name = "Cougar Point Desktop",
547 .iTCO_version = 2,
548 .gpio_version = ICH_V5_GPIO,
549 },
550 [LPC_CPTM] = {
551 .name = "Cougar Point Mobile",
552 .iTCO_version = 2,
553 .gpio_version = ICH_V5_GPIO,
554 },
555 [LPC_PBG] = {
556 .name = "Patsburg",
557 .iTCO_version = 2,
558 },
559 [LPC_DH89XXCC] = {
560 .name = "DH89xxCC",
561 .iTCO_version = 2,
562 .gpio_version = ICH_V5_GPIO,
563 },
564 [LPC_PPT] = {
565 .name = "Panther Point",
566 .iTCO_version = 2,
567 .gpio_version = ICH_V5_GPIO,
568 },
569 [LPC_LPT] = {
570 .name = "Lynx Point",
571 .iTCO_version = 2,
572 .gpio_version = ICH_V5_GPIO,
573 .spi_type = INTEL_SPI_LPT,
574 },
575 [LPC_LPT_LP] = {
576 .name = "Lynx Point_LP",
577 .iTCO_version = 2,
578 .spi_type = INTEL_SPI_LPT,
579 },
580 [LPC_WBG] = {
581 .name = "Wellsburg",
582 .iTCO_version = 2,
583 },
584 [LPC_AVN] = {
585 .name = "Avoton SoC",
586 .iTCO_version = 3,
587 .gpio_version = AVOTON_GPIO,
588 .spi_type = INTEL_SPI_BYT,
589 },
590 [LPC_BAYTRAIL] = {
591 .name = "Bay Trail SoC",
592 .iTCO_version = 3,
593 .spi_type = INTEL_SPI_BYT,
594 },
595 [LPC_COLETO] = {
596 .name = "Coleto Creek",
597 .iTCO_version = 2,
598 },
599 [LPC_WPT_LP] = {
600 .name = "Wildcat Point_LP",
601 .iTCO_version = 2,
602 .spi_type = INTEL_SPI_LPT,
603 },
604 [LPC_BRASWELL] = {
605 .name = "Braswell SoC",
606 .iTCO_version = 3,
607 .spi_type = INTEL_SPI_BYT,
608 },
609 [LPC_LEWISBURG] = {
610 .name = "Lewisburg",
611 .iTCO_version = 2,
612 },
613 [LPC_9S] = {
614 .name = "9 Series",
615 .iTCO_version = 2,
616 .gpio_version = ICH_V5_GPIO,
617 },
618 [LPC_APL] = {
619 .name = "Apollo Lake SoC",
620 .iTCO_version = 5,
621 .spi_type = INTEL_SPI_BXT,
622 },
623 [LPC_GLK] = {
624 .name = "Gemini Lake SoC",
625 .spi_type = INTEL_SPI_BXT,
626 },
627 [LPC_COUGARMOUNTAIN] = {
628 .name = "Cougar Mountain SoC",
629 .iTCO_version = 3,
630 },
631 };
632
633 /*
634 * This data only exists for exporting the supported PCI ids
635 * via MODULE_DEVICE_TABLE. We do not actually register a
636 * pci_driver, because the I/O Controller Hub has also other
637 * functions that probably will be registered by other drivers.
638 */
639 static const struct pci_device_id lpc_ich_ids[] = {
640 { PCI_VDEVICE(INTEL, 0x0f1c), LPC_BAYTRAIL},
641 { PCI_VDEVICE(INTEL, 0x1c41), LPC_CPT},
642 { PCI_VDEVICE(INTEL, 0x1c42), LPC_CPTD},
643 { PCI_VDEVICE(INTEL, 0x1c43), LPC_CPTM},
644 { PCI_VDEVICE(INTEL, 0x1c44), LPC_CPT},
645 { PCI_VDEVICE(INTEL, 0x1c45), LPC_CPT},
646 { PCI_VDEVICE(INTEL, 0x1c46), LPC_CPT},
647 { PCI_VDEVICE(INTEL, 0x1c47), LPC_CPT},
648 { PCI_VDEVICE(INTEL, 0x1c48), LPC_CPT},
649 { PCI_VDEVICE(INTEL, 0x1c49), LPC_CPT},
650 { PCI_VDEVICE(INTEL, 0x1c4a), LPC_CPT},
651 { PCI_VDEVICE(INTEL, 0x1c4b), LPC_CPT},
652 { PCI_VDEVICE(INTEL, 0x1c4c), LPC_CPT},
653 { PCI_VDEVICE(INTEL, 0x1c4d), LPC_CPT},
654 { PCI_VDEVICE(INTEL, 0x1c4e), LPC_CPT},
655 { PCI_VDEVICE(INTEL, 0x1c4f), LPC_CPT},
656 { PCI_VDEVICE(INTEL, 0x1c50), LPC_CPT},
657 { PCI_VDEVICE(INTEL, 0x1c51), LPC_CPT},
658 { PCI_VDEVICE(INTEL, 0x1c52), LPC_CPT},
659 { PCI_VDEVICE(INTEL, 0x1c53), LPC_CPT},
660 { PCI_VDEVICE(INTEL, 0x1c54), LPC_CPT},
661 { PCI_VDEVICE(INTEL, 0x1c55), LPC_CPT},
662 { PCI_VDEVICE(INTEL, 0x1c56), LPC_CPT},
663 { PCI_VDEVICE(INTEL, 0x1c57), LPC_CPT},
664 { PCI_VDEVICE(INTEL, 0x1c58), LPC_CPT},
665 { PCI_VDEVICE(INTEL, 0x1c59), LPC_CPT},
666 { PCI_VDEVICE(INTEL, 0x1c5a), LPC_CPT},
667 { PCI_VDEVICE(INTEL, 0x1c5b), LPC_CPT},
668 { PCI_VDEVICE(INTEL, 0x1c5c), LPC_CPT},
669 { PCI_VDEVICE(INTEL, 0x1c5d), LPC_CPT},
670 { PCI_VDEVICE(INTEL, 0x1c5e), LPC_CPT},
671 { PCI_VDEVICE(INTEL, 0x1c5f), LPC_CPT},
672 { PCI_VDEVICE(INTEL, 0x1d40), LPC_PBG},
673 { PCI_VDEVICE(INTEL, 0x1d41), LPC_PBG},
674 { PCI_VDEVICE(INTEL, 0x1e40), LPC_PPT},
675 { PCI_VDEVICE(INTEL, 0x1e41), LPC_PPT},
676 { PCI_VDEVICE(INTEL, 0x1e42), LPC_PPT},
677 { PCI_VDEVICE(INTEL, 0x1e43), LPC_PPT},
678 { PCI_VDEVICE(INTEL, 0x1e44), LPC_PPT},
679 { PCI_VDEVICE(INTEL, 0x1e45), LPC_PPT},
680 { PCI_VDEVICE(INTEL, 0x1e46), LPC_PPT},
681 { PCI_VDEVICE(INTEL, 0x1e47), LPC_PPT},
682 { PCI_VDEVICE(INTEL, 0x1e48), LPC_PPT},
683 { PCI_VDEVICE(INTEL, 0x1e49), LPC_PPT},
684 { PCI_VDEVICE(INTEL, 0x1e4a), LPC_PPT},
685 { PCI_VDEVICE(INTEL, 0x1e4b), LPC_PPT},
686 { PCI_VDEVICE(INTEL, 0x1e4c), LPC_PPT},
687 { PCI_VDEVICE(INTEL, 0x1e4d), LPC_PPT},
688 { PCI_VDEVICE(INTEL, 0x1e4e), LPC_PPT},
689 { PCI_VDEVICE(INTEL, 0x1e4f), LPC_PPT},
690 { PCI_VDEVICE(INTEL, 0x1e50), LPC_PPT},
691 { PCI_VDEVICE(INTEL, 0x1e51), LPC_PPT},
692 { PCI_VDEVICE(INTEL, 0x1e52), LPC_PPT},
693 { PCI_VDEVICE(INTEL, 0x1e53), LPC_PPT},
694 { PCI_VDEVICE(INTEL, 0x1e54), LPC_PPT},
695 { PCI_VDEVICE(INTEL, 0x1e55), LPC_PPT},
696 { PCI_VDEVICE(INTEL, 0x1e56), LPC_PPT},
697 { PCI_VDEVICE(INTEL, 0x1e57), LPC_PPT},
698 { PCI_VDEVICE(INTEL, 0x1e58), LPC_PPT},
699 { PCI_VDEVICE(INTEL, 0x1e59), LPC_PPT},
700 { PCI_VDEVICE(INTEL, 0x1e5a), LPC_PPT},
701 { PCI_VDEVICE(INTEL, 0x1e5b), LPC_PPT},
702 { PCI_VDEVICE(INTEL, 0x1e5c), LPC_PPT},
703 { PCI_VDEVICE(INTEL, 0x1e5d), LPC_PPT},
704 { PCI_VDEVICE(INTEL, 0x1e5e), LPC_PPT},
705 { PCI_VDEVICE(INTEL, 0x1e5f), LPC_PPT},
706 { PCI_VDEVICE(INTEL, 0x1f38), LPC_AVN},
707 { PCI_VDEVICE(INTEL, 0x1f39), LPC_AVN},
708 { PCI_VDEVICE(INTEL, 0x1f3a), LPC_AVN},
709 { PCI_VDEVICE(INTEL, 0x1f3b), LPC_AVN},
710 { PCI_VDEVICE(INTEL, 0x229c), LPC_BRASWELL},
711 { PCI_VDEVICE(INTEL, 0x2310), LPC_DH89XXCC},
712 { PCI_VDEVICE(INTEL, 0x2390), LPC_COLETO},
713 { PCI_VDEVICE(INTEL, 0x2410), LPC_ICH},
714 { PCI_VDEVICE(INTEL, 0x2420), LPC_ICH0},
715 { PCI_VDEVICE(INTEL, 0x2440), LPC_ICH2},
716 { PCI_VDEVICE(INTEL, 0x244c), LPC_ICH2M},
717 { PCI_VDEVICE(INTEL, 0x2450), LPC_CICH},
718 { PCI_VDEVICE(INTEL, 0x2480), LPC_ICH3},
719 { PCI_VDEVICE(INTEL, 0x248c), LPC_ICH3M},
720 { PCI_VDEVICE(INTEL, 0x24c0), LPC_ICH4},
721 { PCI_VDEVICE(INTEL, 0x24cc), LPC_ICH4M},
722 { PCI_VDEVICE(INTEL, 0x24d0), LPC_ICH5},
723 { PCI_VDEVICE(INTEL, 0x25a1), LPC_6300ESB},
724 { PCI_VDEVICE(INTEL, 0x2640), LPC_ICH6},
725 { PCI_VDEVICE(INTEL, 0x2641), LPC_ICH6M},
726 { PCI_VDEVICE(INTEL, 0x2642), LPC_ICH6W},
727 { PCI_VDEVICE(INTEL, 0x2670), LPC_631XESB},
728 { PCI_VDEVICE(INTEL, 0x2671), LPC_631XESB},
729 { PCI_VDEVICE(INTEL, 0x2672), LPC_631XESB},
730 { PCI_VDEVICE(INTEL, 0x2673), LPC_631XESB},
731 { PCI_VDEVICE(INTEL, 0x2674), LPC_631XESB},
732 { PCI_VDEVICE(INTEL, 0x2675), LPC_631XESB},
733 { PCI_VDEVICE(INTEL, 0x2676), LPC_631XESB},
734 { PCI_VDEVICE(INTEL, 0x2677), LPC_631XESB},
735 { PCI_VDEVICE(INTEL, 0x2678), LPC_631XESB},
736 { PCI_VDEVICE(INTEL, 0x2679), LPC_631XESB},
737 { PCI_VDEVICE(INTEL, 0x267a), LPC_631XESB},
738 { PCI_VDEVICE(INTEL, 0x267b), LPC_631XESB},
739 { PCI_VDEVICE(INTEL, 0x267c), LPC_631XESB},
740 { PCI_VDEVICE(INTEL, 0x267d), LPC_631XESB},
741 { PCI_VDEVICE(INTEL, 0x267e), LPC_631XESB},
742 { PCI_VDEVICE(INTEL, 0x267f), LPC_631XESB},
743 { PCI_VDEVICE(INTEL, 0x27b0), LPC_ICH7DH},
744 { PCI_VDEVICE(INTEL, 0x27b8), LPC_ICH7},
745 { PCI_VDEVICE(INTEL, 0x27b9), LPC_ICH7M},
746 { PCI_VDEVICE(INTEL, 0x27bc), LPC_NM10},
747 { PCI_VDEVICE(INTEL, 0x27bd), LPC_ICH7MDH},
748 { PCI_VDEVICE(INTEL, 0x2810), LPC_ICH8},
749 { PCI_VDEVICE(INTEL, 0x2811), LPC_ICH8ME},
750 { PCI_VDEVICE(INTEL, 0x2812), LPC_ICH8DH},
751 { PCI_VDEVICE(INTEL, 0x2814), LPC_ICH8DO},
752 { PCI_VDEVICE(INTEL, 0x2815), LPC_ICH8M},
753 { PCI_VDEVICE(INTEL, 0x2912), LPC_ICH9DH},
754 { PCI_VDEVICE(INTEL, 0x2914), LPC_ICH9DO},
755 { PCI_VDEVICE(INTEL, 0x2916), LPC_ICH9R},
756 { PCI_VDEVICE(INTEL, 0x2917), LPC_ICH9ME},
757 { PCI_VDEVICE(INTEL, 0x2918), LPC_ICH9},
758 { PCI_VDEVICE(INTEL, 0x2919), LPC_ICH9M},
759 { PCI_VDEVICE(INTEL, 0x2b9c), LPC_COUGARMOUNTAIN},
760 { PCI_VDEVICE(INTEL, 0x3197), LPC_GLK},
761 { PCI_VDEVICE(INTEL, 0x31e8), LPC_GLK},
762 { PCI_VDEVICE(INTEL, 0x3a14), LPC_ICH10DO},
763 { PCI_VDEVICE(INTEL, 0x3a16), LPC_ICH10R},
764 { PCI_VDEVICE(INTEL, 0x3a18), LPC_ICH10},
765 { PCI_VDEVICE(INTEL, 0x3a1a), LPC_ICH10D},
766 { PCI_VDEVICE(INTEL, 0x3b00), LPC_PCH},
767 { PCI_VDEVICE(INTEL, 0x3b01), LPC_PCHM},
768 { PCI_VDEVICE(INTEL, 0x3b02), LPC_P55},
769 { PCI_VDEVICE(INTEL, 0x3b03), LPC_PM55},
770 { PCI_VDEVICE(INTEL, 0x3b06), LPC_H55},
771 { PCI_VDEVICE(INTEL, 0x3b07), LPC_QM57},
772 { PCI_VDEVICE(INTEL, 0x3b08), LPC_H57},
773 { PCI_VDEVICE(INTEL, 0x3b09), LPC_HM55},
774 { PCI_VDEVICE(INTEL, 0x3b0a), LPC_Q57},
775 { PCI_VDEVICE(INTEL, 0x3b0b), LPC_HM57},
776 { PCI_VDEVICE(INTEL, 0x3b0d), LPC_PCHMSFF},
777 { PCI_VDEVICE(INTEL, 0x3b0f), LPC_QS57},
778 { PCI_VDEVICE(INTEL, 0x3b12), LPC_3400},
779 { PCI_VDEVICE(INTEL, 0x3b14), LPC_3420},
780 { PCI_VDEVICE(INTEL, 0x3b16), LPC_3450},
781 { PCI_VDEVICE(INTEL, 0x5031), LPC_EP80579},
782 { PCI_VDEVICE(INTEL, 0x5ae8), LPC_APL},
783 { PCI_VDEVICE(INTEL, 0x8c40), LPC_LPT},
784 { PCI_VDEVICE(INTEL, 0x8c41), LPC_LPT},
785 { PCI_VDEVICE(INTEL, 0x8c42), LPC_LPT},
786 { PCI_VDEVICE(INTEL, 0x8c43), LPC_LPT},
787 { PCI_VDEVICE(INTEL, 0x8c44), LPC_LPT},
788 { PCI_VDEVICE(INTEL, 0x8c45), LPC_LPT},
789 { PCI_VDEVICE(INTEL, 0x8c46), LPC_LPT},
790 { PCI_VDEVICE(INTEL, 0x8c47), LPC_LPT},
791 { PCI_VDEVICE(INTEL, 0x8c48), LPC_LPT},
792 { PCI_VDEVICE(INTEL, 0x8c49), LPC_LPT},
793 { PCI_VDEVICE(INTEL, 0x8c4a), LPC_LPT},
794 { PCI_VDEVICE(INTEL, 0x8c4b), LPC_LPT},
795 { PCI_VDEVICE(INTEL, 0x8c4c), LPC_LPT},
796 { PCI_VDEVICE(INTEL, 0x8c4d), LPC_LPT},
797 { PCI_VDEVICE(INTEL, 0x8c4e), LPC_LPT},
798 { PCI_VDEVICE(INTEL, 0x8c4f), LPC_LPT},
799 { PCI_VDEVICE(INTEL, 0x8c50), LPC_LPT},
800 { PCI_VDEVICE(INTEL, 0x8c51), LPC_LPT},
801 { PCI_VDEVICE(INTEL, 0x8c52), LPC_LPT},
802 { PCI_VDEVICE(INTEL, 0x8c53), LPC_LPT},
803 { PCI_VDEVICE(INTEL, 0x8c54), LPC_LPT},
804 { PCI_VDEVICE(INTEL, 0x8c55), LPC_LPT},
805 { PCI_VDEVICE(INTEL, 0x8c56), LPC_LPT},
806 { PCI_VDEVICE(INTEL, 0x8c57), LPC_LPT},
807 { PCI_VDEVICE(INTEL, 0x8c58), LPC_LPT},
808 { PCI_VDEVICE(INTEL, 0x8c59), LPC_LPT},
809 { PCI_VDEVICE(INTEL, 0x8c5a), LPC_LPT},
810 { PCI_VDEVICE(INTEL, 0x8c5b), LPC_LPT},
811 { PCI_VDEVICE(INTEL, 0x8c5c), LPC_LPT},
812 { PCI_VDEVICE(INTEL, 0x8c5d), LPC_LPT},
813 { PCI_VDEVICE(INTEL, 0x8c5e), LPC_LPT},
814 { PCI_VDEVICE(INTEL, 0x8c5f), LPC_LPT},
815 { PCI_VDEVICE(INTEL, 0x8cc1), LPC_9S},
816 { PCI_VDEVICE(INTEL, 0x8cc2), LPC_9S},
817 { PCI_VDEVICE(INTEL, 0x8cc3), LPC_9S},
818 { PCI_VDEVICE(INTEL, 0x8cc4), LPC_9S},
819 { PCI_VDEVICE(INTEL, 0x8cc6), LPC_9S},
820 { PCI_VDEVICE(INTEL, 0x8d40), LPC_WBG},
821 { PCI_VDEVICE(INTEL, 0x8d41), LPC_WBG},
822 { PCI_VDEVICE(INTEL, 0x8d42), LPC_WBG},
823 { PCI_VDEVICE(INTEL, 0x8d43), LPC_WBG},
824 { PCI_VDEVICE(INTEL, 0x8d44), LPC_WBG},
825 { PCI_VDEVICE(INTEL, 0x8d45), LPC_WBG},
826 { PCI_VDEVICE(INTEL, 0x8d46), LPC_WBG},
827 { PCI_VDEVICE(INTEL, 0x8d47), LPC_WBG},
828 { PCI_VDEVICE(INTEL, 0x8d48), LPC_WBG},
829 { PCI_VDEVICE(INTEL, 0x8d49), LPC_WBG},
830 { PCI_VDEVICE(INTEL, 0x8d4a), LPC_WBG},
831 { PCI_VDEVICE(INTEL, 0x8d4b), LPC_WBG},
832 { PCI_VDEVICE(INTEL, 0x8d4c), LPC_WBG},
833 { PCI_VDEVICE(INTEL, 0x8d4d), LPC_WBG},
834 { PCI_VDEVICE(INTEL, 0x8d4e), LPC_WBG},
835 { PCI_VDEVICE(INTEL, 0x8d4f), LPC_WBG},
836 { PCI_VDEVICE(INTEL, 0x8d50), LPC_WBG},
837 { PCI_VDEVICE(INTEL, 0x8d51), LPC_WBG},
838 { PCI_VDEVICE(INTEL, 0x8d52), LPC_WBG},
839 { PCI_VDEVICE(INTEL, 0x8d53), LPC_WBG},
840 { PCI_VDEVICE(INTEL, 0x8d54), LPC_WBG},
841 { PCI_VDEVICE(INTEL, 0x8d55), LPC_WBG},
842 { PCI_VDEVICE(INTEL, 0x8d56), LPC_WBG},
843 { PCI_VDEVICE(INTEL, 0x8d57), LPC_WBG},
844 { PCI_VDEVICE(INTEL, 0x8d58), LPC_WBG},
845 { PCI_VDEVICE(INTEL, 0x8d59), LPC_WBG},
846 { PCI_VDEVICE(INTEL, 0x8d5a), LPC_WBG},
847 { PCI_VDEVICE(INTEL, 0x8d5b), LPC_WBG},
848 { PCI_VDEVICE(INTEL, 0x8d5c), LPC_WBG},
849 { PCI_VDEVICE(INTEL, 0x8d5d), LPC_WBG},
850 { PCI_VDEVICE(INTEL, 0x8d5e), LPC_WBG},
851 { PCI_VDEVICE(INTEL, 0x8d5f), LPC_WBG},
852 { PCI_VDEVICE(INTEL, 0x9c40), LPC_LPT_LP},
853 { PCI_VDEVICE(INTEL, 0x9c41), LPC_LPT_LP},
854 { PCI_VDEVICE(INTEL, 0x9c42), LPC_LPT_LP},
855 { PCI_VDEVICE(INTEL, 0x9c43), LPC_LPT_LP},
856 { PCI_VDEVICE(INTEL, 0x9c44), LPC_LPT_LP},
857 { PCI_VDEVICE(INTEL, 0x9c45), LPC_LPT_LP},
858 { PCI_VDEVICE(INTEL, 0x9c46), LPC_LPT_LP},
859 { PCI_VDEVICE(INTEL, 0x9c47), LPC_LPT_LP},
860 { PCI_VDEVICE(INTEL, 0x9cc1), LPC_WPT_LP},
861 { PCI_VDEVICE(INTEL, 0x9cc2), LPC_WPT_LP},
862 { PCI_VDEVICE(INTEL, 0x9cc3), LPC_WPT_LP},
863 { PCI_VDEVICE(INTEL, 0x9cc5), LPC_WPT_LP},
864 { PCI_VDEVICE(INTEL, 0x9cc6), LPC_WPT_LP},
865 { PCI_VDEVICE(INTEL, 0x9cc7), LPC_WPT_LP},
866 { PCI_VDEVICE(INTEL, 0x9cc9), LPC_WPT_LP},
867 { PCI_VDEVICE(INTEL, 0xa1c1), LPC_LEWISBURG},
868 { PCI_VDEVICE(INTEL, 0xa1c2), LPC_LEWISBURG},
869 { PCI_VDEVICE(INTEL, 0xa1c3), LPC_LEWISBURG},
870 { PCI_VDEVICE(INTEL, 0xa1c4), LPC_LEWISBURG},
871 { PCI_VDEVICE(INTEL, 0xa1c5), LPC_LEWISBURG},
872 { PCI_VDEVICE(INTEL, 0xa1c6), LPC_LEWISBURG},
873 { PCI_VDEVICE(INTEL, 0xa1c7), LPC_LEWISBURG},
874 { PCI_VDEVICE(INTEL, 0xa242), LPC_LEWISBURG},
875 { PCI_VDEVICE(INTEL, 0xa243), LPC_LEWISBURG},
876 { 0, }, /* End of list */
877 };
878 MODULE_DEVICE_TABLE(pci, lpc_ich_ids);
879
lpc_ich_restore_config_space(struct pci_dev * dev)880 static void lpc_ich_restore_config_space(struct pci_dev *dev)
881 {
882 struct lpc_ich_priv *priv = pci_get_drvdata(dev);
883
884 if (priv->abase_save >= 0) {
885 pci_write_config_byte(dev, priv->abase, priv->abase_save);
886 priv->abase_save = -1;
887 }
888
889 if (priv->actrl_pbase_save >= 0) {
890 pci_write_config_byte(dev, priv->actrl_pbase,
891 priv->actrl_pbase_save);
892 priv->actrl_pbase_save = -1;
893 }
894
895 if (priv->gctrl_save >= 0) {
896 pci_write_config_byte(dev, priv->gctrl, priv->gctrl_save);
897 priv->gctrl_save = -1;
898 }
899 }
900
lpc_ich_enable_acpi_space(struct pci_dev * dev)901 static void lpc_ich_enable_acpi_space(struct pci_dev *dev)
902 {
903 struct lpc_ich_priv *priv = pci_get_drvdata(dev);
904 u8 reg_save;
905
906 switch (lpc_chipset_info[priv->chipset].iTCO_version) {
907 case 3:
908 /*
909 * Some chipsets (eg Avoton) enable the ACPI space in the
910 * ACPI BASE register.
911 */
912 pci_read_config_byte(dev, priv->abase, ®_save);
913 pci_write_config_byte(dev, priv->abase, reg_save | 0x2);
914 priv->abase_save = reg_save;
915 break;
916 default:
917 /*
918 * Most chipsets enable the ACPI space in the ACPI control
919 * register.
920 */
921 pci_read_config_byte(dev, priv->actrl_pbase, ®_save);
922 pci_write_config_byte(dev, priv->actrl_pbase, reg_save | 0x80);
923 priv->actrl_pbase_save = reg_save;
924 break;
925 }
926 }
927
lpc_ich_enable_gpio_space(struct pci_dev * dev)928 static void lpc_ich_enable_gpio_space(struct pci_dev *dev)
929 {
930 struct lpc_ich_priv *priv = pci_get_drvdata(dev);
931 u8 reg_save;
932
933 pci_read_config_byte(dev, priv->gctrl, ®_save);
934 pci_write_config_byte(dev, priv->gctrl, reg_save | 0x10);
935 priv->gctrl_save = reg_save;
936 }
937
lpc_ich_enable_pmc_space(struct pci_dev * dev)938 static void lpc_ich_enable_pmc_space(struct pci_dev *dev)
939 {
940 struct lpc_ich_priv *priv = pci_get_drvdata(dev);
941 u8 reg_save;
942
943 pci_read_config_byte(dev, priv->actrl_pbase, ®_save);
944 pci_write_config_byte(dev, priv->actrl_pbase, reg_save | 0x2);
945
946 priv->actrl_pbase_save = reg_save;
947 }
948
lpc_ich_finalize_wdt_cell(struct pci_dev * dev)949 static int lpc_ich_finalize_wdt_cell(struct pci_dev *dev)
950 {
951 struct itco_wdt_platform_data *pdata;
952 struct lpc_ich_priv *priv = pci_get_drvdata(dev);
953 struct lpc_ich_info *info;
954 struct mfd_cell *cell = &lpc_ich_wdt_cell;
955
956 pdata = devm_kzalloc(&dev->dev, sizeof(*pdata), GFP_KERNEL);
957 if (!pdata)
958 return -ENOMEM;
959
960 info = &lpc_chipset_info[priv->chipset];
961
962 pdata->version = info->iTCO_version;
963 strscpy(pdata->name, info->name, sizeof(pdata->name));
964
965 cell->platform_data = pdata;
966 cell->pdata_size = sizeof(*pdata);
967 return 0;
968 }
969
lpc_ich_finalize_gpio_cell(struct pci_dev * dev)970 static void lpc_ich_finalize_gpio_cell(struct pci_dev *dev)
971 {
972 struct lpc_ich_priv *priv = pci_get_drvdata(dev);
973 struct mfd_cell *cell = &lpc_ich_gpio_cell;
974
975 cell->platform_data = &lpc_chipset_info[priv->chipset];
976 cell->pdata_size = sizeof(struct lpc_ich_info);
977 }
978
979 /*
980 * We don't check for resource conflict globally. There are 2 or 3 independent
981 * GPIO groups and it's enough to have access to one of these to instantiate
982 * the device.
983 */
lpc_ich_check_conflict_gpio(struct resource * res)984 static int lpc_ich_check_conflict_gpio(struct resource *res)
985 {
986 int ret;
987 u8 use_gpio = 0;
988
989 if (resource_size(res) >= 0x50 &&
990 !acpi_check_region(res->start + 0x40, 0x10, "LPC ICH GPIO3"))
991 use_gpio |= 1 << 2;
992
993 if (!acpi_check_region(res->start + 0x30, 0x10, "LPC ICH GPIO2"))
994 use_gpio |= 1 << 1;
995
996 ret = acpi_check_region(res->start + 0x00, 0x30, "LPC ICH GPIO1");
997 if (!ret)
998 use_gpio |= 1 << 0;
999
1000 return use_gpio ? use_gpio : ret;
1001 }
1002
lpc_ich_init_gpio(struct pci_dev * dev)1003 static int lpc_ich_init_gpio(struct pci_dev *dev)
1004 {
1005 struct lpc_ich_priv *priv = pci_get_drvdata(dev);
1006 u32 base_addr_cfg;
1007 u32 base_addr;
1008 int ret;
1009 bool acpi_conflict = false;
1010 struct resource *res;
1011
1012 /* Setup power management base register */
1013 pci_read_config_dword(dev, priv->abase, &base_addr_cfg);
1014 base_addr = base_addr_cfg & 0x0000ff80;
1015 if (!base_addr) {
1016 dev_notice(&dev->dev, "I/O space for ACPI uninitialized\n");
1017 lpc_ich_gpio_cell.num_resources--;
1018 goto gpe0_done;
1019 }
1020
1021 res = &gpio_ich_res[ICH_RES_GPE0];
1022 res->start = base_addr + ACPIBASE_GPE_OFF;
1023 res->end = base_addr + ACPIBASE_GPE_END;
1024 ret = acpi_check_resource_conflict(res);
1025 if (ret) {
1026 /*
1027 * This isn't fatal for the GPIO, but we have to make sure that
1028 * the platform_device subsystem doesn't see this resource
1029 * or it will register an invalid region.
1030 */
1031 lpc_ich_gpio_cell.num_resources--;
1032 acpi_conflict = true;
1033 } else {
1034 lpc_ich_enable_acpi_space(dev);
1035 }
1036
1037 gpe0_done:
1038 /* Setup GPIO base register */
1039 pci_read_config_dword(dev, priv->gbase, &base_addr_cfg);
1040 base_addr = base_addr_cfg & 0x0000ff80;
1041 if (!base_addr) {
1042 dev_notice(&dev->dev, "I/O space for GPIO uninitialized\n");
1043 ret = -ENODEV;
1044 goto gpio_done;
1045 }
1046
1047 /* Older devices provide fewer GPIO and have a smaller resource size. */
1048 res = &gpio_ich_res[ICH_RES_GPIO];
1049 res->start = base_addr;
1050 switch (lpc_chipset_info[priv->chipset].gpio_version) {
1051 case ICH_V5_GPIO:
1052 case ICH_V10CORP_GPIO:
1053 res->end = res->start + 128 - 1;
1054 break;
1055 default:
1056 res->end = res->start + 64 - 1;
1057 break;
1058 }
1059
1060 ret = lpc_ich_check_conflict_gpio(res);
1061 if (ret < 0) {
1062 /* this isn't necessarily fatal for the GPIO */
1063 acpi_conflict = true;
1064 goto gpio_done;
1065 }
1066 lpc_chipset_info[priv->chipset].use_gpio = ret;
1067 lpc_ich_enable_gpio_space(dev);
1068
1069 lpc_ich_finalize_gpio_cell(dev);
1070 ret = mfd_add_devices(&dev->dev, PLATFORM_DEVID_AUTO,
1071 &lpc_ich_gpio_cell, 1, NULL, 0, NULL);
1072
1073 gpio_done:
1074 if (acpi_conflict)
1075 pr_warn("Resource conflict(s) found affecting %s\n",
1076 lpc_ich_gpio_cell.name);
1077 return ret;
1078 }
1079
lpc_ich_init_wdt(struct pci_dev * dev)1080 static int lpc_ich_init_wdt(struct pci_dev *dev)
1081 {
1082 struct lpc_ich_priv *priv = pci_get_drvdata(dev);
1083 u32 base_addr_cfg;
1084 u32 base_addr;
1085 int ret;
1086 struct resource *res;
1087
1088 /* If we have ACPI based watchdog use that instead */
1089 if (acpi_has_watchdog())
1090 return -ENODEV;
1091
1092 /* Setup power management base register */
1093 pci_read_config_dword(dev, priv->abase, &base_addr_cfg);
1094 base_addr = base_addr_cfg & 0x0000ff80;
1095 if (!base_addr) {
1096 dev_notice(&dev->dev, "I/O space for ACPI uninitialized\n");
1097 ret = -ENODEV;
1098 goto wdt_done;
1099 }
1100
1101 res = wdt_io_res(ICH_RES_IO_TCO);
1102 res->start = base_addr + ACPIBASE_TCO_OFF;
1103 res->end = base_addr + ACPIBASE_TCO_END;
1104
1105 res = wdt_io_res(ICH_RES_IO_SMI);
1106 res->start = base_addr + ACPIBASE_SMI_OFF;
1107 res->end = base_addr + ACPIBASE_SMI_END;
1108
1109 lpc_ich_enable_acpi_space(dev);
1110
1111 /*
1112 * iTCO v2:
1113 * Get the Memory-Mapped GCS register. To get access to it
1114 * we have to read RCBA from PCI Config space 0xf0 and use
1115 * it as base. GCS = RCBA + ICH6_GCS(0x3410).
1116 *
1117 * iTCO v3:
1118 * Get the Power Management Configuration register. To get access
1119 * to it we have to read the PMC BASE from config space and address
1120 * the register at offset 0x8.
1121 */
1122 if (lpc_chipset_info[priv->chipset].iTCO_version == 1) {
1123 /* Don't register iomem for TCO ver 1 */
1124 lpc_ich_wdt_cell.num_resources--;
1125 } else if (lpc_chipset_info[priv->chipset].iTCO_version == 2) {
1126 pci_read_config_dword(dev, RCBABASE, &base_addr_cfg);
1127 base_addr = base_addr_cfg & 0xffffc000;
1128 if (!(base_addr_cfg & 1)) {
1129 dev_notice(&dev->dev, "RCBA is disabled by "
1130 "hardware/BIOS, device disabled\n");
1131 ret = -ENODEV;
1132 goto wdt_done;
1133 }
1134 res = wdt_mem_res(ICH_RES_MEM_GCS_PMC);
1135 res->start = base_addr + ACPIBASE_GCS_OFF;
1136 res->end = base_addr + ACPIBASE_GCS_END;
1137 } else if (lpc_chipset_info[priv->chipset].iTCO_version == 3) {
1138 lpc_ich_enable_pmc_space(dev);
1139 pci_read_config_dword(dev, ACPICTRL_PMCBASE, &base_addr_cfg);
1140 base_addr = base_addr_cfg & 0xfffffe00;
1141
1142 res = wdt_mem_res(ICH_RES_MEM_GCS_PMC);
1143 res->start = base_addr + ACPIBASE_PMC_OFF;
1144 res->end = base_addr + ACPIBASE_PMC_END;
1145 }
1146
1147 ret = lpc_ich_finalize_wdt_cell(dev);
1148 if (ret)
1149 goto wdt_done;
1150
1151 ret = mfd_add_devices(&dev->dev, PLATFORM_DEVID_AUTO,
1152 &lpc_ich_wdt_cell, 1, NULL, 0, NULL);
1153
1154 wdt_done:
1155 return ret;
1156 }
1157
lpc_ich_init_pinctrl(struct pci_dev * dev)1158 static int lpc_ich_init_pinctrl(struct pci_dev *dev)
1159 {
1160 struct resource base;
1161 unsigned int i;
1162 int ret;
1163
1164 /* Check, if GPIO has been exported as an ACPI device */
1165 if (acpi_dev_present("INT3452", NULL, -1))
1166 return -EEXIST;
1167
1168 ret = p2sb_bar(dev->bus, 0, &base);
1169 if (ret)
1170 return ret;
1171
1172 for (i = 0; i < ARRAY_SIZE(apl_gpio_devices); i++) {
1173 struct resource *mem = &apl_gpio_resources[i][0];
1174 resource_size_t offset = apl_gpio_offsets[i];
1175
1176 /* Fill MEM resource */
1177 mem->start = base.start + offset;
1178 mem->end = base.start + offset + APL_GPIO_RESOURCE_SIZE - 1;
1179 mem->flags = base.flags;
1180 }
1181
1182 return mfd_add_devices(&dev->dev, 0, apl_gpio_devices,
1183 ARRAY_SIZE(apl_gpio_devices), NULL, 0, NULL);
1184 }
1185
lpc_ich_byt_set_writeable(void __iomem * base,void * data)1186 static bool lpc_ich_byt_set_writeable(void __iomem *base, void *data)
1187 {
1188 u32 val;
1189
1190 val = readl(base + BYT_BCR);
1191 if (!(val & BYT_BCR_WPD)) {
1192 val |= BYT_BCR_WPD;
1193 writel(val, base + BYT_BCR);
1194 val = readl(base + BYT_BCR);
1195 }
1196
1197 return val & BYT_BCR_WPD;
1198 }
1199
lpc_ich_set_writeable(struct pci_bus * bus,unsigned int devfn)1200 static bool lpc_ich_set_writeable(struct pci_bus *bus, unsigned int devfn)
1201 {
1202 u32 bcr;
1203
1204 pci_bus_read_config_dword(bus, devfn, BCR, &bcr);
1205 if (!(bcr & BCR_WPD)) {
1206 bcr |= BCR_WPD;
1207 pci_bus_write_config_dword(bus, devfn, BCR, bcr);
1208 pci_bus_read_config_dword(bus, devfn, BCR, &bcr);
1209 }
1210
1211 return bcr & BCR_WPD;
1212 }
1213
lpc_ich_lpt_set_writeable(void __iomem * base,void * data)1214 static bool lpc_ich_lpt_set_writeable(void __iomem *base, void *data)
1215 {
1216 struct pci_dev *pdev = data;
1217
1218 return lpc_ich_set_writeable(pdev->bus, pdev->devfn);
1219 }
1220
lpc_ich_bxt_set_writeable(void __iomem * base,void * data)1221 static bool lpc_ich_bxt_set_writeable(void __iomem *base, void *data)
1222 {
1223 struct pci_dev *pdev = data;
1224
1225 return lpc_ich_set_writeable(pdev->bus, PCI_DEVFN(13, 2));
1226 }
1227
lpc_ich_init_spi(struct pci_dev * dev)1228 static int lpc_ich_init_spi(struct pci_dev *dev)
1229 {
1230 struct lpc_ich_priv *priv = pci_get_drvdata(dev);
1231 struct resource *res = &intel_spi_res[0];
1232 struct intel_spi_boardinfo *info;
1233 u32 spi_base, rcba;
1234 int ret;
1235
1236 info = devm_kzalloc(&dev->dev, sizeof(*info), GFP_KERNEL);
1237 if (!info)
1238 return -ENOMEM;
1239
1240 info->type = lpc_chipset_info[priv->chipset].spi_type;
1241
1242 switch (info->type) {
1243 case INTEL_SPI_BYT:
1244 pci_read_config_dword(dev, SPIBASE_BYT, &spi_base);
1245 if (spi_base & SPIBASE_BYT_EN) {
1246 res->start = spi_base & ~(SPIBASE_BYT_SZ - 1);
1247 res->end = res->start + SPIBASE_BYT_SZ - 1;
1248
1249 info->set_writeable = lpc_ich_byt_set_writeable;
1250 }
1251 break;
1252
1253 case INTEL_SPI_LPT:
1254 pci_read_config_dword(dev, RCBABASE, &rcba);
1255 if (rcba & 1) {
1256 spi_base = round_down(rcba, SPIBASE_LPT_SZ);
1257 res->start = spi_base + SPIBASE_LPT;
1258 res->end = res->start + SPIBASE_LPT_SZ - 1;
1259
1260 info->set_writeable = lpc_ich_lpt_set_writeable;
1261 info->data = dev;
1262 }
1263 break;
1264
1265 case INTEL_SPI_BXT:
1266 /*
1267 * The P2SB is hidden by BIOS and we need to unhide it in
1268 * order to read BAR of the SPI flash device. Once that is
1269 * done we hide it again.
1270 */
1271 ret = p2sb_bar(dev->bus, PCI_DEVFN(13, 2), res);
1272 if (ret)
1273 return ret;
1274
1275 info->set_writeable = lpc_ich_bxt_set_writeable;
1276 info->data = dev;
1277 break;
1278
1279 default:
1280 return -EINVAL;
1281 }
1282
1283 if (!res->start)
1284 return -ENODEV;
1285
1286 lpc_ich_spi_cell.platform_data = info;
1287 lpc_ich_spi_cell.pdata_size = sizeof(*info);
1288
1289 return mfd_add_devices(&dev->dev, PLATFORM_DEVID_NONE,
1290 &lpc_ich_spi_cell, 1, NULL, 0, NULL);
1291 }
1292
lpc_ich_probe(struct pci_dev * dev,const struct pci_device_id * id)1293 static int lpc_ich_probe(struct pci_dev *dev,
1294 const struct pci_device_id *id)
1295 {
1296 struct lpc_ich_priv *priv;
1297 int ret;
1298 bool cell_added = false;
1299
1300 priv = devm_kzalloc(&dev->dev,
1301 sizeof(struct lpc_ich_priv), GFP_KERNEL);
1302 if (!priv)
1303 return -ENOMEM;
1304
1305 priv->chipset = id->driver_data;
1306
1307 priv->actrl_pbase_save = -1;
1308 priv->abase_save = -1;
1309
1310 priv->abase = ACPIBASE;
1311 priv->actrl_pbase = ACPICTRL_PMCBASE;
1312
1313 priv->gctrl_save = -1;
1314 if (priv->chipset <= LPC_ICH5) {
1315 priv->gbase = GPIOBASE_ICH0;
1316 priv->gctrl = GPIOCTRL_ICH0;
1317 } else {
1318 priv->gbase = GPIOBASE_ICH6;
1319 priv->gctrl = GPIOCTRL_ICH6;
1320 }
1321
1322 pci_set_drvdata(dev, priv);
1323
1324 if (lpc_chipset_info[priv->chipset].iTCO_version) {
1325 ret = lpc_ich_init_wdt(dev);
1326 if (!ret)
1327 cell_added = true;
1328 }
1329
1330 if (lpc_chipset_info[priv->chipset].gpio_version) {
1331 ret = lpc_ich_init_gpio(dev);
1332 if (!ret)
1333 cell_added = true;
1334 }
1335
1336 if (priv->chipset == LPC_APL) {
1337 ret = lpc_ich_init_pinctrl(dev);
1338 if (!ret)
1339 cell_added = true;
1340 }
1341
1342 if (lpc_chipset_info[priv->chipset].spi_type) {
1343 ret = lpc_ich_init_spi(dev);
1344 if (!ret)
1345 cell_added = true;
1346 }
1347
1348 /*
1349 * We only care if at least one or none of the cells registered
1350 * successfully.
1351 */
1352 if (!cell_added) {
1353 dev_warn(&dev->dev, "No MFD cells added\n");
1354 lpc_ich_restore_config_space(dev);
1355 return -ENODEV;
1356 }
1357
1358 return 0;
1359 }
1360
lpc_ich_remove(struct pci_dev * dev)1361 static void lpc_ich_remove(struct pci_dev *dev)
1362 {
1363 mfd_remove_devices(&dev->dev);
1364 lpc_ich_restore_config_space(dev);
1365 }
1366
1367 static struct pci_driver lpc_ich_driver = {
1368 .name = "lpc_ich",
1369 .id_table = lpc_ich_ids,
1370 .probe = lpc_ich_probe,
1371 .remove = lpc_ich_remove,
1372 };
1373
1374 module_pci_driver(lpc_ich_driver);
1375
1376 MODULE_AUTHOR("Aaron Sierra <asierra@xes-inc.com>");
1377 MODULE_DESCRIPTION("LPC interface for Intel ICH");
1378 MODULE_LICENSE("GPL");
1379