Home
last modified time | relevance | path

Searched defs:DPCS_BASE__INST0_SEG5 (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn316/
H A Ddcn316_resource.c106 #define DPCS_BASE__INST0_SEG5 0 macro
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn315/
H A Ddcn315_resource.c94 #define DPCS_BASE__INST0_SEG5 0 macro
/openbmc/linux/drivers/gpu/drm/amd/include/
H A Ddimgrey_cavefish_ip_offset.h417 #define DPCS_BASE__INST0_SEG5 0 macro
H A Dbeige_goby_ip_offset.h495 #define DPCS_BASE__INST0_SEG5 0 macro
H A Dyellow_carp_offset.h439 #define DPCS_BASE__INST0_SEG5 0 macro
H A Dvangogh_ip_offset.h513 #define DPCS_BASE__INST0_SEG5 0 macro