Home
last modified time | relevance | path

Searched defs:CP_HQD_PQ_CONTROL__UNORD_DISPATCH_MASK (Results 1 – 12 of 12) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_7_2_sh_mask.h3355 #define CP_HQD_PQ_CONTROL__UNORD_DISPATCH_MASK 0x10000000 macro
H A Dgfx_8_1_sh_mask.h4493 #define CP_HQD_PQ_CONTROL__UNORD_DISPATCH_MASK 0x10000000 macro
H A Dgfx_8_0_sh_mask.h3971 #define CP_HQD_PQ_CONTROL__UNORD_DISPATCH_MASK 0x10000000 macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h12916 #define CP_HQD_PQ_CONTROL__UNORD_DISPATCH_MASK … macro
H A Dgc_9_1_sh_mask.h14220 #define CP_HQD_PQ_CONTROL__UNORD_DISPATCH_MASK … macro
H A Dgc_9_2_1_sh_mask.h14085 #define CP_HQD_PQ_CONTROL__UNORD_DISPATCH_MASK … macro
H A Dgc_9_4_3_sh_mask.h16450 #define CP_HQD_PQ_CONTROL__UNORD_DISPATCH_MASK … macro
H A Dgc_9_4_2_sh_mask.h4018 #define CP_HQD_PQ_CONTROL__UNORD_DISPATCH_MASK … macro
H A Dgc_11_0_0_sh_mask.h17397 #define CP_HQD_PQ_CONTROL__UNORD_DISPATCH_MASK … macro
H A Dgc_10_1_0_sh_mask.h20331 #define CP_HQD_PQ_CONTROL__UNORD_DISPATCH_MASK … macro
H A Dgc_11_0_3_sh_mask.h19636 #define CP_HQD_PQ_CONTROL__UNORD_DISPATCH_MASK … macro
H A Dgc_10_3_0_sh_mask.h18484 #define CP_HQD_PQ_CONTROL__UNORD_DISPATCH_MASK … macro