History log of /openbmc/qemu/hw/adc/aspeed_adc.c (Results 26 – 26 of 26)
Revision (<<< Hide revision tags) (Show revision tags >>>) Date Author Comments
# d5f75a50 18-May-2017 Andrew Jeffery <andrew@aj.id.au>

hw/adc: Add basic Aspeed ADC model

This model implements enough behaviour to do basic functionality tests
such as device initialisation and read out of dummy sample values. The
sample value generati

hw/adc: Add basic Aspeed ADC model

This model implements enough behaviour to do basic functionality tests
such as device initialisation and read out of dummy sample values. The
sample value generation strategy is similar to the STM ADC already in
the tree.

Signed-off-by: Andrew Jeffery <andrew@aj.id.au>

show more ...


12