cpu.h (d0092d90eb546a8bbe9e9120426c189474123797) cpu.h (bbf6ea3bd961970785a583117ac1c0b84a8ee736)
1/*
2 * S/390 virtual CPU header
3 *
4 * Copyright (c) 2009 Ulrich Hecht
5 * Copyright IBM Corp. 2012, 2018
6 *
7 * This library is free software; you can redistribute it and/or
8 * modify it under the terms of the GNU Lesser General Public

--- 308 unchanged lines hidden (view full) ---

317#define FLAG_MASK_32 (PSW_MASK_32 >> FLAG_MASK_PSW_SHIFT)
318#define FLAG_MASK_PSW (FLAG_MASK_PER | FLAG_MASK_DAT | FLAG_MASK_PSTATE \
319 | FLAG_MASK_ASC | FLAG_MASK_64 | FLAG_MASK_32)
320
321/* Control register 0 bits */
322#define CR0_LOWPROT 0x0000000010000000ULL
323#define CR0_SECONDARY 0x0000000004000000ULL
324#define CR0_EDAT 0x0000000000800000ULL
1/*
2 * S/390 virtual CPU header
3 *
4 * Copyright (c) 2009 Ulrich Hecht
5 * Copyright IBM Corp. 2012, 2018
6 *
7 * This library is free software; you can redistribute it and/or
8 * modify it under the terms of the GNU Lesser General Public

--- 308 unchanged lines hidden (view full) ---

317#define FLAG_MASK_32 (PSW_MASK_32 >> FLAG_MASK_PSW_SHIFT)
318#define FLAG_MASK_PSW (FLAG_MASK_PER | FLAG_MASK_DAT | FLAG_MASK_PSTATE \
319 | FLAG_MASK_ASC | FLAG_MASK_64 | FLAG_MASK_32)
320
321/* Control register 0 bits */
322#define CR0_LOWPROT 0x0000000010000000ULL
323#define CR0_SECONDARY 0x0000000004000000ULL
324#define CR0_EDAT 0x0000000000800000ULL
325#define CR0_AFP 0x0000000000040000ULL
325#define CR0_EMERGENCY_SIGNAL_SC 0x0000000000004000ULL
326#define CR0_EXTERNAL_CALL_SC 0x0000000000002000ULL
327#define CR0_CKC_SC 0x0000000000000800ULL
328#define CR0_CPU_TIMER_SC 0x0000000000000400ULL
329#define CR0_SERVICE_SC 0x0000000000000200ULL
330
331/* Control register 14 bits */
332#define CR14_CHANNEL_REPORT_SC 0x0000000010000000ULL

--- 459 unchanged lines hidden ---
326#define CR0_EMERGENCY_SIGNAL_SC 0x0000000000004000ULL
327#define CR0_EXTERNAL_CALL_SC 0x0000000000002000ULL
328#define CR0_CKC_SC 0x0000000000000800ULL
329#define CR0_CPU_TIMER_SC 0x0000000000000400ULL
330#define CR0_SERVICE_SC 0x0000000000000200ULL
331
332/* Control register 14 bits */
333#define CR14_CHANNEL_REPORT_SC 0x0000000010000000ULL

--- 459 unchanged lines hidden ---