cpu.c (48c1a3e303b5a2cca48679645ad3fbb914db741a) cpu.c (e124536f37377cff5d68925d4976ad604d0ebf3a)
1/*
2 * QEMU MicroBlaze CPU
3 *
4 * Copyright (c) 2009 Edgar E. Iglesias
5 * Copyright (c) 2009-2012 PetaLogix Qld Pty Ltd.
6 * Copyright (c) 2012 SUSE LINUX Products GmbH
7 * Copyright (c) 2009 Edgar E. Iglesias, Axis Communications AB.
8 *

--- 358 unchanged lines hidden (view full) ---

367 cc->do_interrupt = mb_cpu_do_interrupt;
368 cc->do_unaligned_access = mb_cpu_do_unaligned_access;
369 cc->tcg_ops.cpu_exec_interrupt = mb_cpu_exec_interrupt;
370 cc->dump_state = mb_cpu_dump_state;
371 cc->set_pc = mb_cpu_set_pc;
372 cc->tcg_ops.synchronize_from_tb = mb_cpu_synchronize_from_tb;
373 cc->gdb_read_register = mb_cpu_gdb_read_register;
374 cc->gdb_write_register = mb_cpu_gdb_write_register;
1/*
2 * QEMU MicroBlaze CPU
3 *
4 * Copyright (c) 2009 Edgar E. Iglesias
5 * Copyright (c) 2009-2012 PetaLogix Qld Pty Ltd.
6 * Copyright (c) 2012 SUSE LINUX Products GmbH
7 * Copyright (c) 2009 Edgar E. Iglesias, Axis Communications AB.
8 *

--- 358 unchanged lines hidden (view full) ---

367 cc->do_interrupt = mb_cpu_do_interrupt;
368 cc->do_unaligned_access = mb_cpu_do_unaligned_access;
369 cc->tcg_ops.cpu_exec_interrupt = mb_cpu_exec_interrupt;
370 cc->dump_state = mb_cpu_dump_state;
371 cc->set_pc = mb_cpu_set_pc;
372 cc->tcg_ops.synchronize_from_tb = mb_cpu_synchronize_from_tb;
373 cc->gdb_read_register = mb_cpu_gdb_read_register;
374 cc->gdb_write_register = mb_cpu_gdb_write_register;
375 cc->tlb_fill = mb_cpu_tlb_fill;
375 cc->tcg_ops.tlb_fill = mb_cpu_tlb_fill;
376#ifndef CONFIG_USER_ONLY
377 cc->do_transaction_failed = mb_cpu_transaction_failed;
378 cc->get_phys_page_attrs_debug = mb_cpu_get_phys_page_attrs_debug;
379 dc->vmsd = &vmstate_mb_cpu;
380#endif
381 device_class_set_props(dc, mb_properties);
382 cc->gdb_num_core_regs = 32 + 27;
383

--- 19 unchanged lines hidden ---
376#ifndef CONFIG_USER_ONLY
377 cc->do_transaction_failed = mb_cpu_transaction_failed;
378 cc->get_phys_page_attrs_debug = mb_cpu_get_phys_page_attrs_debug;
379 dc->vmsd = &vmstate_mb_cpu;
380#endif
381 device_class_set_props(dc, mb_properties);
382 cc->gdb_num_core_regs = 32 + 27;
383

--- 19 unchanged lines hidden ---