translate.h (5abccc7922ca5291327b0a1e84ace526d97c633b) translate.h (1e536334ccb0a1606f814a38a4996b3b818e9fab)
1/*
1/*
2 * Copyright(c) 2019-2021 Qualcomm Innovation Center, Inc. All Rights Reserved.
2 * Copyright(c) 2019-2022 Qualcomm Innovation Center, Inc. All Rights Reserved.
3 *
4 * This program is free software; you can redistribute it and/or modify
5 * it under the terms of the GNU General Public License as published by
6 * the Free Software Foundation; either version 2 of the License, or
7 * (at your option) any later version.
8 *
9 * This program is distributed in the hope that it will be useful,
10 * but WITHOUT ANY WARRANTY; without even the implied warranty of

--- 7 unchanged lines hidden (view full) ---

18#ifndef HEXAGON_TRANSLATE_H
19#define HEXAGON_TRANSLATE_H
20
21#include "qemu/bitmap.h"
22#include "qemu/log.h"
23#include "cpu.h"
24#include "exec/translator.h"
25#include "tcg/tcg-op.h"
3 *
4 * This program is free software; you can redistribute it and/or modify
5 * it under the terms of the GNU General Public License as published by
6 * the Free Software Foundation; either version 2 of the License, or
7 * (at your option) any later version.
8 *
9 * This program is distributed in the hope that it will be useful,
10 * but WITHOUT ANY WARRANTY; without even the implied warranty of

--- 7 unchanged lines hidden (view full) ---

18#ifndef HEXAGON_TRANSLATE_H
19#define HEXAGON_TRANSLATE_H
20
21#include "qemu/bitmap.h"
22#include "qemu/log.h"
23#include "cpu.h"
24#include "exec/translator.h"
25#include "tcg/tcg-op.h"
26#include "insn.h"
26#include "internal.h"
27
28typedef struct DisasContext {
29 DisasContextBase base;
27#include "internal.h"
28
29typedef struct DisasContext {
30 DisasContextBase base;
31 Packet *pkt;
32 Insn *insn;
30 uint32_t mem_idx;
31 uint32_t num_packets;
32 uint32_t num_insns;
33 uint32_t num_hvx_insns;
34 int reg_log[REG_WRITES_MAX];
35 int reg_log_idx;
36 DECLARE_BITMAP(regs_written, TOTAL_PER_THREAD_REGS);
37 int preg_log[PRED_WRITES_MAX];

--- 104 unchanged lines hidden (view full) ---

142extern TCGv hex_llsc_val;
143extern TCGv_i64 hex_llsc_val_i64;
144extern TCGv hex_VRegs_updated;
145extern TCGv hex_QRegs_updated;
146extern TCGv hex_vstore_addr[VSTORES_MAX];
147extern TCGv hex_vstore_size[VSTORES_MAX];
148extern TCGv hex_vstore_pending[VSTORES_MAX];
149
33 uint32_t mem_idx;
34 uint32_t num_packets;
35 uint32_t num_insns;
36 uint32_t num_hvx_insns;
37 int reg_log[REG_WRITES_MAX];
38 int reg_log_idx;
39 DECLARE_BITMAP(regs_written, TOTAL_PER_THREAD_REGS);
40 int preg_log[PRED_WRITES_MAX];

--- 104 unchanged lines hidden (view full) ---

145extern TCGv hex_llsc_val;
146extern TCGv_i64 hex_llsc_val_i64;
147extern TCGv hex_VRegs_updated;
148extern TCGv hex_QRegs_updated;
149extern TCGv hex_vstore_addr[VSTORES_MAX];
150extern TCGv hex_vstore_size[VSTORES_MAX];
151extern TCGv hex_vstore_pending[VSTORES_MAX];
152
150bool is_gather_store_insn(Insn *insn, Packet *pkt);
151void process_store(DisasContext *ctx, Packet *pkt, int slot_num);
153bool is_gather_store_insn(DisasContext *ctx);
154void process_store(DisasContext *ctx, int slot_num);
152#endif
155#endif