ls7a.h (dc93b8df8a166d2df0c007affd49bcfd93e77391) ls7a.h (c117f68a46f4b3fa363635fd610873707d4899fa)
1/* SPDX-License-Identifier: GPL-2.0-or-later */
2/*
3 * QEMU LoongArch CPU
4 *
5 * Copyright (c) 2021 Loongson Technology Corporation Limited
6 */
7
8#ifndef HW_LS7A_H

--- 23 unchanged lines hidden (view full) ---

32 * 0 ~ 16 irqs used for non-pci device while 16 ~ 64 irqs
33 * used for pci device.
34 */
35#define PCH_PIC_IRQ_OFFSET 64
36#define LS7A_DEVICE_IRQS 16
37#define LS7A_PCI_IRQS 48
38#define LS7A_UART_IRQ (PCH_PIC_IRQ_OFFSET + 2)
39#define LS7A_UART_BASE 0x1fe001e0
1/* SPDX-License-Identifier: GPL-2.0-or-later */
2/*
3 * QEMU LoongArch CPU
4 *
5 * Copyright (c) 2021 Loongson Technology Corporation Limited
6 */
7
8#ifndef HW_LS7A_H

--- 23 unchanged lines hidden (view full) ---

32 * 0 ~ 16 irqs used for non-pci device while 16 ~ 64 irqs
33 * used for pci device.
34 */
35#define PCH_PIC_IRQ_OFFSET 64
36#define LS7A_DEVICE_IRQS 16
37#define LS7A_PCI_IRQS 48
38#define LS7A_UART_IRQ (PCH_PIC_IRQ_OFFSET + 2)
39#define LS7A_UART_BASE 0x1fe001e0
40#define LS7A_RTC_IRQ (PCH_PIC_IRQ_OFFSET + 3)
41#define LS7A_MISC_REG_BASE (LS7A_PCH_REG_BASE + 0x00080000)
42#define LS7A_RTC_REG_BASE (LS7A_MISC_REG_BASE + 0x00050100)
43#define LS7A_RTC_LEN 0x100
40#endif
44#endif