| nuvoton.rst (2d2c73d0e3d504a61f868e46e6abd5643f38091b) | nuvoton.rst (326ccfe240ca9ef4f659a241b39390fa956e999b) |
|---|---|
| 1Nuvoton iBMC boards (``npcm750-evb``, ``quanta-gsj``) 2===================================================== 3 4The `Nuvoton iBMC`_ chips (NPCM7xx) are a family of ARM-based SoCs that are 5designed to be used as Baseboard Management Controllers (BMCs) in various 6servers. They all feature one or two ARM Cortex A9 CPU cores, as well as an 7assortment of peripherals targeted for either Enterprise or Data Center / 8Hyperscale applications. The former is a superset of the latter, so NPCM750 has --- 24 unchanged lines hidden (view full) --- 33 * SRAM, ROM and DRAM mappings 34 * System Global Control Registers (GCR) 35 * Clock and reset controller (CLK) 36 * Timer controller (TIM) 37 * Serial ports (16550-based) 38 * DDR4 memory controller (dummy interface indicating memory training is done) 39 * OTP controllers (no protection features) 40 * Flash Interface Unit (FIU; no protection features) | 1Nuvoton iBMC boards (``npcm750-evb``, ``quanta-gsj``) 2===================================================== 3 4The `Nuvoton iBMC`_ chips (NPCM7xx) are a family of ARM-based SoCs that are 5designed to be used as Baseboard Management Controllers (BMCs) in various 6servers. They all feature one or two ARM Cortex A9 CPU cores, as well as an 7assortment of peripherals targeted for either Enterprise or Data Center / 8Hyperscale applications. The former is a superset of the latter, so NPCM750 has --- 24 unchanged lines hidden (view full) --- 33 * SRAM, ROM and DRAM mappings 34 * System Global Control Registers (GCR) 35 * Clock and reset controller (CLK) 36 * Timer controller (TIM) 37 * Serial ports (16550-based) 38 * DDR4 memory controller (dummy interface indicating memory training is done) 39 * OTP controllers (no protection features) 40 * Flash Interface Unit (FIU; no protection features) |
| 41 * Random Number Generator (RNG) |
|
| 41 42Missing devices 43--------------- 44 45 * GPIO controller 46 * LPC/eSPI host-to-BMC interface, including 47 48 * Keyboard and mouse controller interface (KBCI) --- 5 unchanged lines hidden (view full) --- 54 55 * Ethernet controllers (GMAC and EMC) 56 * USB host (USBH) 57 * USB device (USBD) 58 * SMBus controller (SMBF) 59 * Peripheral SPI controller (PSPI) 60 * Analog to Digital Converter (ADC) 61 * SD/MMC host | 42 43Missing devices 44--------------- 45 46 * GPIO controller 47 * LPC/eSPI host-to-BMC interface, including 48 49 * Keyboard and mouse controller interface (KBCI) --- 5 unchanged lines hidden (view full) --- 55 56 * Ethernet controllers (GMAC and EMC) 57 * USB host (USBH) 58 * USB device (USBD) 59 * SMBus controller (SMBF) 60 * Peripheral SPI controller (PSPI) 61 * Analog to Digital Converter (ADC) 62 * SD/MMC host |
| 62 * Random Number Generator (RNG) | |
| 63 * PECI interface 64 * Pulse Width Modulation (PWM) 65 * Tachometer 66 * PCI and PCIe root complex and bridges 67 * VDM and MCTP support 68 * Serial I/O expansion 69 * LPC/eSPI host 70 * Coprocessor --- 22 unchanged lines hidden --- | 63 * PECI interface 64 * Pulse Width Modulation (PWM) 65 * Tachometer 66 * PCI and PCIe root complex and bridges 67 * VDM and MCTP support 68 * Serial I/O expansion 69 * LPC/eSPI host 70 * Coprocessor --- 22 unchanged lines hidden --- |