cs42l42.h (5982b5a8ec7ddb076e774bdd0b17d74681ab0943) cs42l42.h (f8593e88540052b3feaf1fb36f2c1c0484c9dc14)
1/* SPDX-License-Identifier: GPL-2.0-only */
2/*
3 * cs42l42.h -- CS42L42 ALSA SoC audio driver header
4 *
5 * Copyright 2016 Cirrus Logic, Inc.
6 *
7 * Author: James Schulman <james.schulman@cirrus.com>
8 * Author: Brian Austin <brian.austin@cirrus.com>

--- 812 unchanged lines hidden (view full) ---

821
822#define CS42L42_NUM_SUPPLIES 5
823#define CS42L42_BOOT_TIME_US 3000
824#define CS42L42_PLL_DIVOUT_TIME_US 800
825#define CS42L42_CLOCK_SWITCH_DELAY_US 150
826#define CS42L42_PLL_LOCK_POLL_US 250
827#define CS42L42_PLL_LOCK_TIMEOUT_US 1250
828#define CS42L42_HP_ADC_EN_TIME_US 20000
1/* SPDX-License-Identifier: GPL-2.0-only */
2/*
3 * cs42l42.h -- CS42L42 ALSA SoC audio driver header
4 *
5 * Copyright 2016 Cirrus Logic, Inc.
6 *
7 * Author: James Schulman <james.schulman@cirrus.com>
8 * Author: Brian Austin <brian.austin@cirrus.com>

--- 812 unchanged lines hidden (view full) ---

821
822#define CS42L42_NUM_SUPPLIES 5
823#define CS42L42_BOOT_TIME_US 3000
824#define CS42L42_PLL_DIVOUT_TIME_US 800
825#define CS42L42_CLOCK_SWITCH_DELAY_US 150
826#define CS42L42_PLL_LOCK_POLL_US 250
827#define CS42L42_PLL_LOCK_TIMEOUT_US 1250
828#define CS42L42_HP_ADC_EN_TIME_US 20000
829#define CS42L42_PDN_DONE_POLL_US 1000
830#define CS42L42_PDN_DONE_TIMEOUT_US 200000
831#define CS42L42_PDN_DONE_TIME_MS 100
832#define CS42L42_FILT_DISCHARGE_TIME_MS 46
829
830static const char *const cs42l42_supply_names[CS42L42_NUM_SUPPLIES] = {
831 "VA",
832 "VP",
833 "VCP",
834 "VD_FILT",
835 "VL",
836};

--- 18 unchanged lines hidden (view full) ---

855 u8 btn_det_init_dbnce;
856 u8 btn_det_event_dbnce;
857 u8 bias_thresholds[CS42L42_NUM_BIASES];
858 u8 hs_bias_ramp_rate;
859 u8 hs_bias_ramp_time;
860 u8 hs_bias_sense_en;
861 u8 stream_use;
862 bool hp_adc_up_pending;
833
834static const char *const cs42l42_supply_names[CS42L42_NUM_SUPPLIES] = {
835 "VA",
836 "VP",
837 "VCP",
838 "VD_FILT",
839 "VL",
840};

--- 18 unchanged lines hidden (view full) ---

859 u8 btn_det_init_dbnce;
860 u8 btn_det_event_dbnce;
861 u8 bias_thresholds[CS42L42_NUM_BIASES];
862 u8 hs_bias_ramp_rate;
863 u8 hs_bias_ramp_time;
864 u8 hs_bias_sense_en;
865 u8 stream_use;
866 bool hp_adc_up_pending;
867 bool suspended;
863};
864
865#endif /* __CS42L42_H__ */
868};
869
870#endif /* __CS42L42_H__ */