| sor.h (75bf465f0bc33e9b776a46d6a1b9b990f5fb7c37) | sor.h (c176393728c9fcd8f7ef842cb3e4cedda3f418a2) |
|---|---|
| 1/* SPDX-License-Identifier: GPL-2.0-only */ 2/* 3 * Copyright (C) 2013 NVIDIA Corporation 4 */ 5 6#ifndef DRM_TEGRA_SOR_H 7#define DRM_TEGRA_SOR_H 8 --- 269 unchanged lines hidden (view full) --- 278#define SOR_DP_PADCTL_PAD_CAL_PD (1 << 23) 279#define SOR_DP_PADCTL_TX_PU_ENABLE (1 << 22) 280#define SOR_DP_PADCTL_TX_PU_MASK (0xff << 8) 281#define SOR_DP_PADCTL_TX_PU(x) (((x) & 0xff) << 8) 282#define SOR_DP_PADCTL_CM_TXD_3 (1 << 7) 283#define SOR_DP_PADCTL_CM_TXD_2 (1 << 6) 284#define SOR_DP_PADCTL_CM_TXD_1 (1 << 5) 285#define SOR_DP_PADCTL_CM_TXD_0 (1 << 4) | 1/* SPDX-License-Identifier: GPL-2.0-only */ 2/* 3 * Copyright (C) 2013 NVIDIA Corporation 4 */ 5 6#ifndef DRM_TEGRA_SOR_H 7#define DRM_TEGRA_SOR_H 8 --- 269 unchanged lines hidden (view full) --- 278#define SOR_DP_PADCTL_PAD_CAL_PD (1 << 23) 279#define SOR_DP_PADCTL_TX_PU_ENABLE (1 << 22) 280#define SOR_DP_PADCTL_TX_PU_MASK (0xff << 8) 281#define SOR_DP_PADCTL_TX_PU(x) (((x) & 0xff) << 8) 282#define SOR_DP_PADCTL_CM_TXD_3 (1 << 7) 283#define SOR_DP_PADCTL_CM_TXD_2 (1 << 6) 284#define SOR_DP_PADCTL_CM_TXD_1 (1 << 5) 285#define SOR_DP_PADCTL_CM_TXD_0 (1 << 4) |
| 286#define SOR_DP_PADCTL_CM_TXD(x) (1 << (4 + (x))) |
|
| 286#define SOR_DP_PADCTL_PD_TXD_3 (1 << 3) 287#define SOR_DP_PADCTL_PD_TXD_0 (1 << 2) 288#define SOR_DP_PADCTL_PD_TXD_1 (1 << 1) 289#define SOR_DP_PADCTL_PD_TXD_2 (1 << 0) | 287#define SOR_DP_PADCTL_PD_TXD_3 (1 << 3) 288#define SOR_DP_PADCTL_PD_TXD_0 (1 << 2) 289#define SOR_DP_PADCTL_PD_TXD_1 (1 << 1) 290#define SOR_DP_PADCTL_PD_TXD_2 (1 << 0) |
| 291#define SOR_DP_PADCTL_PD_TXD(x) (1 << (0 + (x))) |
|
| 290 291#define SOR_DP_PADCTL1 0x5d 292 293#define SOR_DP_DEBUG0 0x5e 294#define SOR_DP_DEBUG1 0x5f 295 296#define SOR_DP_SPARE0 0x60 297#define SOR_DP_SPARE_DISP_VIDEO_PREAMBLE (1 << 3) --- 157 unchanged lines hidden --- | 292 293#define SOR_DP_PADCTL1 0x5d 294 295#define SOR_DP_DEBUG0 0x5e 296#define SOR_DP_DEBUG1 0x5f 297 298#define SOR_DP_SPARE0 0x60 299#define SOR_DP_SPARE_DISP_VIDEO_PREAMBLE (1 << 3) --- 157 unchanged lines hidden --- |