| rs600d.h (94a46d3cde81fc82eef2105fcb5c9e6e31bac0f7) | rs600d.h (90aca4d2740255bd130ea71a91530b9920c70abe) |
|---|---|
| 1/* 2 * Copyright 2008 Advanced Micro Devices, Inc. 3 * Copyright 2008 Red Hat Inc. 4 * Copyright 2009 Jerome Glisse. 5 * 6 * Permission is hereby granted, free of charge, to any person obtaining a 7 * copy of this software and associated documentation files (the "Software"), 8 * to deal in the Software without restriction, including without limitation --- 164 unchanged lines hidden (view full) --- 173#define C_000070_MC_IND_WR_EN 0xFF7FFFFF 174#define S_000070_MC_IND_RD_INV(x) (((x) & 0x1) << 24) 175#define G_000070_MC_IND_RD_INV(x) (((x) >> 24) & 0x1) 176#define C_000070_MC_IND_RD_INV 0xFEFFFFFF 177#define R_000074_MC_IND_DATA 0x000074 178#define S_000074_MC_IND_DATA(x) (((x) & 0xFFFFFFFF) << 0) 179#define G_000074_MC_IND_DATA(x) (((x) >> 0) & 0xFFFFFFFF) 180#define C_000074_MC_IND_DATA 0x00000000 | 1/* 2 * Copyright 2008 Advanced Micro Devices, Inc. 3 * Copyright 2008 Red Hat Inc. 4 * Copyright 2009 Jerome Glisse. 5 * 6 * Permission is hereby granted, free of charge, to any person obtaining a 7 * copy of this software and associated documentation files (the "Software"), 8 * to deal in the Software without restriction, including without limitation --- 164 unchanged lines hidden (view full) --- 173#define C_000070_MC_IND_WR_EN 0xFF7FFFFF 174#define S_000070_MC_IND_RD_INV(x) (((x) & 0x1) << 24) 175#define G_000070_MC_IND_RD_INV(x) (((x) >> 24) & 0x1) 176#define C_000070_MC_IND_RD_INV 0xFEFFFFFF 177#define R_000074_MC_IND_DATA 0x000074 178#define S_000074_MC_IND_DATA(x) (((x) & 0xFFFFFFFF) << 0) 179#define G_000074_MC_IND_DATA(x) (((x) >> 0) & 0xFFFFFFFF) 180#define C_000074_MC_IND_DATA 0x00000000 |
| 181#define R_0000F0_RBBM_SOFT_RESET 0x0000F0 182#define S_0000F0_SOFT_RESET_CP(x) (((x) & 0x1) << 0) 183#define G_0000F0_SOFT_RESET_CP(x) (((x) >> 0) & 0x1) 184#define C_0000F0_SOFT_RESET_CP 0xFFFFFFFE 185#define S_0000F0_SOFT_RESET_HI(x) (((x) & 0x1) << 1) 186#define G_0000F0_SOFT_RESET_HI(x) (((x) >> 1) & 0x1) 187#define C_0000F0_SOFT_RESET_HI 0xFFFFFFFD 188#define S_0000F0_SOFT_RESET_VAP(x) (((x) & 0x1) << 2) 189#define G_0000F0_SOFT_RESET_VAP(x) (((x) >> 2) & 0x1) 190#define C_0000F0_SOFT_RESET_VAP 0xFFFFFFFB 191#define S_0000F0_SOFT_RESET_RE(x) (((x) & 0x1) << 3) 192#define G_0000F0_SOFT_RESET_RE(x) (((x) >> 3) & 0x1) 193#define C_0000F0_SOFT_RESET_RE 0xFFFFFFF7 194#define S_0000F0_SOFT_RESET_PP(x) (((x) & 0x1) << 4) 195#define G_0000F0_SOFT_RESET_PP(x) (((x) >> 4) & 0x1) 196#define C_0000F0_SOFT_RESET_PP 0xFFFFFFEF 197#define S_0000F0_SOFT_RESET_E2(x) (((x) & 0x1) << 5) 198#define G_0000F0_SOFT_RESET_E2(x) (((x) >> 5) & 0x1) 199#define C_0000F0_SOFT_RESET_E2 0xFFFFFFDF 200#define S_0000F0_SOFT_RESET_RB(x) (((x) & 0x1) << 6) 201#define G_0000F0_SOFT_RESET_RB(x) (((x) >> 6) & 0x1) 202#define C_0000F0_SOFT_RESET_RB 0xFFFFFFBF 203#define S_0000F0_SOFT_RESET_HDP(x) (((x) & 0x1) << 7) 204#define G_0000F0_SOFT_RESET_HDP(x) (((x) >> 7) & 0x1) 205#define C_0000F0_SOFT_RESET_HDP 0xFFFFFF7F 206#define S_0000F0_SOFT_RESET_MC(x) (((x) & 0x1) << 8) 207#define G_0000F0_SOFT_RESET_MC(x) (((x) >> 8) & 0x1) 208#define C_0000F0_SOFT_RESET_MC 0xFFFFFEFF 209#define S_0000F0_SOFT_RESET_AIC(x) (((x) & 0x1) << 9) 210#define G_0000F0_SOFT_RESET_AIC(x) (((x) >> 9) & 0x1) 211#define C_0000F0_SOFT_RESET_AIC 0xFFFFFDFF 212#define S_0000F0_SOFT_RESET_VIP(x) (((x) & 0x1) << 10) 213#define G_0000F0_SOFT_RESET_VIP(x) (((x) >> 10) & 0x1) 214#define C_0000F0_SOFT_RESET_VIP 0xFFFFFBFF 215#define S_0000F0_SOFT_RESET_DISP(x) (((x) & 0x1) << 11) 216#define G_0000F0_SOFT_RESET_DISP(x) (((x) >> 11) & 0x1) 217#define C_0000F0_SOFT_RESET_DISP 0xFFFFF7FF 218#define S_0000F0_SOFT_RESET_CG(x) (((x) & 0x1) << 12) 219#define G_0000F0_SOFT_RESET_CG(x) (((x) >> 12) & 0x1) 220#define C_0000F0_SOFT_RESET_CG 0xFFFFEFFF 221#define S_0000F0_SOFT_RESET_GA(x) (((x) & 0x1) << 13) 222#define G_0000F0_SOFT_RESET_GA(x) (((x) >> 13) & 0x1) 223#define C_0000F0_SOFT_RESET_GA 0xFFFFDFFF 224#define S_0000F0_SOFT_RESET_IDCT(x) (((x) & 0x1) << 14) 225#define G_0000F0_SOFT_RESET_IDCT(x) (((x) >> 14) & 0x1) 226#define C_0000F0_SOFT_RESET_IDCT 0xFFFFBFFF |
|
| 181#define R_000134_HDP_FB_LOCATION 0x000134 182#define S_000134_HDP_FB_START(x) (((x) & 0xFFFF) << 0) 183#define G_000134_HDP_FB_START(x) (((x) >> 0) & 0xFFFF) 184#define C_000134_HDP_FB_START 0xFFFF0000 185#define R_0007C0_CP_STAT 0x0007C0 186#define S_0007C0_MRU_BUSY(x) (((x) & 0x1) << 0) 187#define G_0007C0_MRU_BUSY(x) (((x) >> 0) & 0x1) 188#define C_0007C0_MRU_BUSY 0xFFFFFFFE --- 403 unchanged lines hidden --- | 227#define R_000134_HDP_FB_LOCATION 0x000134 228#define S_000134_HDP_FB_START(x) (((x) & 0xFFFF) << 0) 229#define G_000134_HDP_FB_START(x) (((x) >> 0) & 0xFFFF) 230#define C_000134_HDP_FB_START 0xFFFF0000 231#define R_0007C0_CP_STAT 0x0007C0 232#define S_0007C0_MRU_BUSY(x) (((x) & 0x1) << 0) 233#define G_0007C0_MRU_BUSY(x) (((x) >> 0) & 0x1) 234#define C_0007C0_MRU_BUSY 0xFFFFFFFE --- 403 unchanged lines hidden --- |