clk-tegra20.c (bdc753c7fcb4eb009ae246a188ea7ac6dac98ce1) | clk-tegra20.c (c461c677a8cb19026fd06741a23ff32d0759342b) |
---|---|
1// SPDX-License-Identifier: GPL-2.0-only 2/* 3 * Copyright (c) 2012, NVIDIA CORPORATION. All rights reserved. 4 */ 5 6#include <linux/io.h> 7#include <linux/clk-provider.h> 8#include <linux/clkdev.h> --- 1030 unchanged lines hidden (view full) --- 1039 { TEGRA20_CLK_SBC1, TEGRA20_CLK_PLL_P, 100000000, 0 }, 1040 { TEGRA20_CLK_SBC2, TEGRA20_CLK_PLL_P, 100000000, 0 }, 1041 { TEGRA20_CLK_SBC3, TEGRA20_CLK_PLL_P, 100000000, 0 }, 1042 { TEGRA20_CLK_SBC4, TEGRA20_CLK_PLL_P, 100000000, 0 }, 1043 { TEGRA20_CLK_HOST1X, TEGRA20_CLK_PLL_C, 150000000, 0 }, 1044 { TEGRA20_CLK_GR2D, TEGRA20_CLK_PLL_C, 300000000, 0 }, 1045 { TEGRA20_CLK_GR3D, TEGRA20_CLK_PLL_C, 300000000, 0 }, 1046 { TEGRA20_CLK_VDE, TEGRA20_CLK_PLL_C, 300000000, 0 }, | 1// SPDX-License-Identifier: GPL-2.0-only 2/* 3 * Copyright (c) 2012, NVIDIA CORPORATION. All rights reserved. 4 */ 5 6#include <linux/io.h> 7#include <linux/clk-provider.h> 8#include <linux/clkdev.h> --- 1030 unchanged lines hidden (view full) --- 1039 { TEGRA20_CLK_SBC1, TEGRA20_CLK_PLL_P, 100000000, 0 }, 1040 { TEGRA20_CLK_SBC2, TEGRA20_CLK_PLL_P, 100000000, 0 }, 1041 { TEGRA20_CLK_SBC3, TEGRA20_CLK_PLL_P, 100000000, 0 }, 1042 { TEGRA20_CLK_SBC4, TEGRA20_CLK_PLL_P, 100000000, 0 }, 1043 { TEGRA20_CLK_HOST1X, TEGRA20_CLK_PLL_C, 150000000, 0 }, 1044 { TEGRA20_CLK_GR2D, TEGRA20_CLK_PLL_C, 300000000, 0 }, 1045 { TEGRA20_CLK_GR3D, TEGRA20_CLK_PLL_C, 300000000, 0 }, 1046 { TEGRA20_CLK_VDE, TEGRA20_CLK_PLL_C, 300000000, 0 }, |
1047 { TEGRA20_CLK_PWM, TEGRA20_CLK_PLL_P, 48000000, 0 }, |
|
1047 /* must be the last entry */ 1048 { TEGRA20_CLK_CLK_MAX, TEGRA20_CLK_CLK_MAX, 0, 0 }, 1049}; 1050 1051/* 1052 * Some clocks may be used by different drivers depending on the board 1053 * configuration. List those here to register them twice in the clock lookup 1054 * table under two names. --- 146 unchanged lines hidden --- | 1048 /* must be the last entry */ 1049 { TEGRA20_CLK_CLK_MAX, TEGRA20_CLK_CLK_MAX, 0, 0 }, 1050}; 1051 1052/* 1053 * Some clocks may be used by different drivers depending on the board 1054 * configuration. List those here to register them twice in the clock lookup 1055 * table under two names. --- 146 unchanged lines hidden --- |