clk.h (e19b9137142988bec5a76c5f8bdf12a77ea802b0) clk.h (75af25f581b1ffc63e06cb01547b3141d4cd5f58)
1/*
2 * Hisilicon Hi3620 clock gate driver
3 *
4 * Copyright (c) 2012-2013 Hisilicon Limited.
5 * Copyright (c) 2012-2013 Linaro Limited.
6 *
7 * Author: Haojian Zhuang <haojian.zhuang@linaro.org>
8 * Xin Li <li.xin@linaro.org>

--- 16 unchanged lines hidden (view full) ---

25
26#ifndef __HISI_CLK_H
27#define __HISI_CLK_H
28
29#include <linux/clk-provider.h>
30#include <linux/io.h>
31#include <linux/spinlock.h>
32
1/*
2 * Hisilicon Hi3620 clock gate driver
3 *
4 * Copyright (c) 2012-2013 Hisilicon Limited.
5 * Copyright (c) 2012-2013 Linaro Limited.
6 *
7 * Author: Haojian Zhuang <haojian.zhuang@linaro.org>
8 * Xin Li <li.xin@linaro.org>

--- 16 unchanged lines hidden (view full) ---

25
26#ifndef __HISI_CLK_H
27#define __HISI_CLK_H
28
29#include <linux/clk-provider.h>
30#include <linux/io.h>
31#include <linux/spinlock.h>
32
33struct hisi_clock_data {
34 struct clk_onecell_data clk_data;
35 void __iomem *base;
36};
37
33struct hisi_fixed_rate_clock {
34 unsigned int id;
35 char *name;
36 const char *parent_name;
37 unsigned long flags;
38 unsigned long fixed_rate;
39};
40

--- 43 unchanged lines hidden (view full) ---

84 const char *alias;
85};
86
87struct clk *hisi_register_clkgate_sep(struct device *, const char *,
88 const char *, unsigned long,
89 void __iomem *, u8,
90 u8, spinlock_t *);
91
38struct hisi_fixed_rate_clock {
39 unsigned int id;
40 char *name;
41 const char *parent_name;
42 unsigned long flags;
43 unsigned long fixed_rate;
44};
45

--- 43 unchanged lines hidden (view full) ---

89 const char *alias;
90};
91
92struct clk *hisi_register_clkgate_sep(struct device *, const char *,
93 const char *, unsigned long,
94 void __iomem *, u8,
95 u8, spinlock_t *);
96
92void __init hisi_clk_init(struct device_node *, int);
97struct hisi_clock_data __init *hisi_clk_init(struct device_node *, int);
93void __init hisi_clk_register_fixed_rate(struct hisi_fixed_rate_clock *,
98void __init hisi_clk_register_fixed_rate(struct hisi_fixed_rate_clock *,
94 int, void __iomem *);
99 int, struct hisi_clock_data *);
95void __init hisi_clk_register_fixed_factor(struct hisi_fixed_factor_clock *,
100void __init hisi_clk_register_fixed_factor(struct hisi_fixed_factor_clock *,
96 int, void __iomem *);
101 int, struct hisi_clock_data *);
97void __init hisi_clk_register_mux(struct hisi_mux_clock *, int,
102void __init hisi_clk_register_mux(struct hisi_mux_clock *, int,
98 void __iomem *);
103 struct hisi_clock_data *);
99void __init hisi_clk_register_divider(struct hisi_divider_clock *,
104void __init hisi_clk_register_divider(struct hisi_divider_clock *,
100 int, void __iomem *);
105 int, struct hisi_clock_data *);
101void __init hisi_clk_register_gate_sep(struct hisi_gate_clock *,
106void __init hisi_clk_register_gate_sep(struct hisi_gate_clock *,
102 int, void __iomem *);
107 int, struct hisi_clock_data *);
103#endif /* __HISI_CLK_H */
108#endif /* __HISI_CLK_H */