copypage-v6.c (7fbb8759eff9a348efa5f352ffaa51c364837c4b) copypage-v6.c (063b0a4207e43acbeff3d4b09f43e750e0212b48)
1/*
2 * linux/arch/arm/mm/copypage-v6.c
3 *
4 * Copyright (C) 2002 Deep Blue Solutions Ltd, All Rights Reserved.
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License version 2 as
8 * published by the Free Software Foundation.
9 */
10#include <linux/init.h>
11#include <linux/spinlock.h>
12#include <linux/mm.h>
1/*
2 * linux/arch/arm/mm/copypage-v6.c
3 *
4 * Copyright (C) 2002 Deep Blue Solutions Ltd, All Rights Reserved.
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License version 2 as
8 * published by the Free Software Foundation.
9 */
10#include <linux/init.h>
11#include <linux/spinlock.h>
12#include <linux/mm.h>
13#include <linux/highmem.h>
13
14
14#include <asm/page.h>
15#include <asm/pgtable.h>
16#include <asm/shmparam.h>
17#include <asm/tlbflush.h>
18#include <asm/cacheflush.h>
19#include <asm/cachetype.h>
20
21#include "mm.h"
22

--- 5 unchanged lines hidden (view full) ---

28#define to_address (0xffffc000)
29
30static DEFINE_SPINLOCK(v6_lock);
31
32/*
33 * Copy the user page. No aliasing to deal with so we can just
34 * attack the kernel's existing mapping of these pages.
35 */
15#include <asm/pgtable.h>
16#include <asm/shmparam.h>
17#include <asm/tlbflush.h>
18#include <asm/cacheflush.h>
19#include <asm/cachetype.h>
20
21#include "mm.h"
22

--- 5 unchanged lines hidden (view full) ---

28#define to_address (0xffffc000)
29
30static DEFINE_SPINLOCK(v6_lock);
31
32/*
33 * Copy the user page. No aliasing to deal with so we can just
34 * attack the kernel's existing mapping of these pages.
35 */
36static void v6_copy_user_page_nonaliasing(void *kto, const void *kfrom, unsigned long vaddr)
36static void v6_copy_user_highpage_nonaliasing(struct page *to,
37 struct page *from, unsigned long vaddr)
37{
38{
39 void *kto, *kfrom;
40
41 kfrom = kmap_atomic(from, KM_USER0);
42 kto = kmap_atomic(to, KM_USER1);
38 copy_page(kto, kfrom);
43 copy_page(kto, kfrom);
44 kunmap_atomic(kto, KM_USER1);
45 kunmap_atomic(kfrom, KM_USER0);
39}
40
41/*
42 * Clear the user page. No aliasing to deal with so we can just
43 * attack the kernel's existing mapping of this page.
44 */
45static void v6_clear_user_page_nonaliasing(void *kaddr, unsigned long vaddr)
46{
47 clear_page(kaddr);
48}
49
50/*
46}
47
48/*
49 * Clear the user page. No aliasing to deal with so we can just
50 * attack the kernel's existing mapping of this page.
51 */
52static void v6_clear_user_page_nonaliasing(void *kaddr, unsigned long vaddr)
53{
54 clear_page(kaddr);
55}
56
57/*
51 * Copy the page, taking account of the cache colour.
58 * Discard data in the kernel mapping for the new page.
59 * FIXME: needs this MCRR to be supported.
52 */
60 */
53static void v6_copy_user_page_aliasing(void *kto, const void *kfrom, unsigned long vaddr)
61static void discard_old_kernel_data(void *kto)
54{
62{
55 unsigned int offset = CACHE_COLOUR(vaddr);
56 unsigned long from, to;
57 struct page *page = virt_to_page(kfrom);
58
59 if (test_and_clear_bit(PG_dcache_dirty, &page->flags))
60 __flush_dcache_page(page_mapping(page), page);
61
62 /*
63 * Discard data in the kernel mapping for the new page.
64 * FIXME: needs this MCRR to be supported.
65 */
66 __asm__("mcrr p15, 0, %1, %0, c6 @ 0xec401f06"
67 :
68 : "r" (kto),
69 "r" ((unsigned long)kto + PAGE_SIZE - L1_CACHE_BYTES)
70 : "cc");
63 __asm__("mcrr p15, 0, %1, %0, c6 @ 0xec401f06"
64 :
65 : "r" (kto),
66 "r" ((unsigned long)kto + PAGE_SIZE - L1_CACHE_BYTES)
67 : "cc");
68}
71
69
70/*
71 * Copy the page, taking account of the cache colour.
72 */
73static void v6_copy_user_highpage_aliasing(struct page *to,
74 struct page *from, unsigned long vaddr)
75{
76 unsigned int offset = CACHE_COLOUR(vaddr);
77 unsigned long kfrom, kto;
78
79 if (test_and_clear_bit(PG_dcache_dirty, &from->flags))
80 __flush_dcache_page(page_mapping(from), from);
81
82 /* FIXME: not highmem safe */
83 discard_old_kernel_data(page_address(to));
84
72 /*
73 * Now copy the page using the same cache colour as the
74 * pages ultimate destination.
75 */
76 spin_lock(&v6_lock);
77
85 /*
86 * Now copy the page using the same cache colour as the
87 * pages ultimate destination.
88 */
89 spin_lock(&v6_lock);
90
78 set_pte_ext(TOP_PTE(from_address) + offset, pfn_pte(__pa(kfrom) >> PAGE_SHIFT, PAGE_KERNEL), 0);
79 set_pte_ext(TOP_PTE(to_address) + offset, pfn_pte(__pa(kto) >> PAGE_SHIFT, PAGE_KERNEL), 0);
91 set_pte_ext(TOP_PTE(from_address) + offset, pfn_pte(page_to_pfn(from), PAGE_KERNEL), 0);
92 set_pte_ext(TOP_PTE(to_address) + offset, pfn_pte(page_to_pfn(to), PAGE_KERNEL), 0);
80
93
81 from = from_address + (offset << PAGE_SHIFT);
82 to = to_address + (offset << PAGE_SHIFT);
94 kfrom = from_address + (offset << PAGE_SHIFT);
95 kto = to_address + (offset << PAGE_SHIFT);
83
96
84 flush_tlb_kernel_page(from);
85 flush_tlb_kernel_page(to);
97 flush_tlb_kernel_page(kfrom);
98 flush_tlb_kernel_page(kto);
86
99
87 copy_page((void *)to, (void *)from);
100 copy_page((void *)kto, (void *)kfrom);
88
89 spin_unlock(&v6_lock);
90}
91
92/*
93 * Clear the user page. We need to deal with the aliasing issues,
94 * so remap the kernel page into the same cache colour as the user
95 * page.

--- 23 unchanged lines hidden (view full) ---

119 flush_tlb_kernel_page(to);
120 clear_page((void *)to);
121
122 spin_unlock(&v6_lock);
123}
124
125struct cpu_user_fns v6_user_fns __initdata = {
126 .cpu_clear_user_page = v6_clear_user_page_nonaliasing,
101
102 spin_unlock(&v6_lock);
103}
104
105/*
106 * Clear the user page. We need to deal with the aliasing issues,
107 * so remap the kernel page into the same cache colour as the user
108 * page.

--- 23 unchanged lines hidden (view full) ---

132 flush_tlb_kernel_page(to);
133 clear_page((void *)to);
134
135 spin_unlock(&v6_lock);
136}
137
138struct cpu_user_fns v6_user_fns __initdata = {
139 .cpu_clear_user_page = v6_clear_user_page_nonaliasing,
127 .cpu_copy_user_page = v6_copy_user_page_nonaliasing,
140 .cpu_copy_user_highpage = v6_copy_user_highpage_nonaliasing,
128};
129
130static int __init v6_userpage_init(void)
131{
132 if (cache_is_vipt_aliasing()) {
133 cpu_user.cpu_clear_user_page = v6_clear_user_page_aliasing;
141};
142
143static int __init v6_userpage_init(void)
144{
145 if (cache_is_vipt_aliasing()) {
146 cpu_user.cpu_clear_user_page = v6_clear_user_page_aliasing;
134 cpu_user.cpu_copy_user_page = v6_copy_user_page_aliasing;
147 cpu_user.cpu_copy_user_highpage = v6_copy_user_highpage_aliasing;
135 }
136
137 return 0;
138}
139
140core_initcall(v6_userpage_init);
148 }
149
150 return 0;
151}
152
153core_initcall(v6_userpage_init);