Home
last modified time | relevance | path

Searched refs:xive_set_field32 (Results 1 – 5 of 5) sorted by relevance

/openbmc/qemu/hw/intc/
H A Dxive2.c258 nvp.w1 = xive_set_field32(NVP2_W1_CO, nvp.w1, 0); in xive2_tctx_save_os_ctx()
293 qw1w2_new = xive_set_field32(TM2_QW1W2_VO, qw1w2, 0); in xive2_tm_pull_os_ctx()
319 nvp->w2 = xive_set_field32(NVP2_W2_CPPR, nvp->w2, 0); in xive2_tctx_restore_os_ctx()
325 nvp->w1 = xive_set_field32(NVP2_W1_CO, nvp->w1, 1); in xive2_tctx_restore_os_ctx()
327 nvp->w1 = xive_set_field32(NVP2_W1_CO_THRID, nvp->w1, pir); in xive2_tctx_restore_os_ctx()
334 nvp->w1 = xive_set_field32(NVP2_W1_CO_PRIV, nvp->w1, 0); in xive2_tctx_restore_os_ctx()
373 nvp.w2 = xive_set_field32(NVP2_W2_IPB, nvp.w2, 0); in xive2_tctx_need_resend()
584 end->w1 = xive_set_field32(end_esmask, end->w1, pq); in xive2_router_end_es_notify()
714 nvp.w2 = xive_set_field32(NVP2_W2_IPB, nvp.w2, ipb); in xive2_router_end_notify()
901 end.w1 = xive_set_field32(end_esmask, end.w1, pq); in xive2_end_source_read()
[all …]
H A Dxive.c177 qw2w2 = xive_set_field32(TM_QW2W2_VP, qw2w2_prev, 0); in xive_tm_pull_pool_ctx()
400 qw1w2_new = xive_set_field32(TM_QW1W2_VO, qw1w2, 0); in xive_tm_pull_os_ctx()
427 nvt.w4 = xive_set_field32(NVT_W4_IPB, nvt.w4, 0); in xive_tctx_need_resend()
1422 end->w1 = xive_set_field32(END_W1_GENERATION, end->w1, qgen); in xive_end_enqueue()
1424 end->w1 = xive_set_field32(END_W1_PAGE_OFF, end->w1, qindex); in xive_end_enqueue()
1665 end->w1 = xive_set_field32(end_esmask, end->w1, pq); in xive_router_end_es_notify()
1798 nvt.w4 = xive_set_field32(NVT_W4_IPB, nvt.w4, ipb); in xive_router_end_notify()
1999 end.w1 = xive_set_field32(end_esmask, end.w1, pq); in xive_end_source_read()
H A Dspapr_xive.c1381 end.w0 = xive_set_field32(END_W0_QSIZE, end.w0, qsize - 12); in h_int_set_queue_config()
1421 end.w6 = xive_set_field32(END_W6_NVT_BLOCK, 0ul, nvt_blk) | in h_int_set_queue_config()
1422 xive_set_field32(END_W6_NVT_INDEX, 0ul, nvt_idx); in h_int_set_queue_config()
1423 end.w7 = xive_set_field32(END_W7_F0_PRIORITY, 0ul, priority); in h_int_set_queue_config()
1436 xive_set_field32(END_W1_PAGE_OFF, 0ul, 0ul); in h_int_set_queue_config()
H A Dspapr_xive_kvm.c400 end->w1 = xive_set_field32(END_W1_GENERATION, 0ul, kvm_eq.qtoggle) | in kvmppc_xive_get_queue_config()
401 xive_set_field32(END_W1_PAGE_OFF, 0ul, kvm_eq.qindex); in kvmppc_xive_get_queue_config()
/openbmc/qemu/include/hw/ppc/
H A Dxive_regs.h190 static inline uint32_t xive_set_field32(uint32_t mask, uint32_t word, in xive_set_field32() function