Home
last modified time | relevance | path

Searched refs:tdinit3 (Results 1 – 7 of 7) sorted by relevance

/openbmc/u-boot/arch/arm/mach-sunxi/dram_timings/
H A Dddr2_v3s.c41 u32 tdinit3 = (1 * CONFIG_DRAM_CLK) + 1; /* 1us */ in mctl_set_timing_params() local
80 writel(PTR4_TDINIT2(tdinit2) | PTR4_TDINIT3(tdinit3), &mctl_ctl->ptr[4]); in mctl_set_timing_params()
H A Dlpddr3_stock.c41 u32 tdinit3 = (1 * CONFIG_DRAM_CLK) + 1; /* 1us */ in mctl_set_timing_params() local
79 writel(PTR4_TDINIT2(tdinit2) | PTR4_TDINIT3(tdinit3), &mctl_ctl->ptr[4]); in mctl_set_timing_params()
H A Dddr3_1333.c41 u32 tdinit3 = (1 * CONFIG_DRAM_CLK) + 1; /* 1us */ in mctl_set_timing_params() local
83 writel(PTR4_TDINIT2(tdinit2) | PTR4_TDINIT3(tdinit3), &mctl_ctl->ptr[4]); in mctl_set_timing_params()
/openbmc/u-boot/arch/arm/mach-sunxi/
H A Ddram_sun8i_a83t.c124 u32 tdinit3 = (1 * CONFIG_DRAM_CLK) + 1; /* 1us */ in auto_set_timing_para() local
164 tdinit3 = (1 * CONFIG_DRAM_CLK) + 1; /* 1us */ in auto_set_timing_para()
196 writel(((tdinit2 << 0) | (tdinit3 << 20)), &mctl_ctl->ptr4); in auto_set_timing_para()
H A Ddram_sun9i.c668 const unsigned int tdinit3 = CONFIG_DRAM_CLK; /* 1us */ in mctl_channel_init() local
671 writel((tdinit3 << 18) | tdinit2, &mctl_phy->ptr[4]); in mctl_channel_init()
678 const unsigned int tdinit3 = 2 * CONFIG_DRAM_CLK; /* 2us */ in mctl_channel_init() local
681 writel((tdinit3 << 18) | tdinit2, &mctl_phy->ptr[4]); in mctl_channel_init()
H A Ddram_sun8i_a33.c124 u32 tdinit3 = (1 * CONFIG_DRAM_CLK) + 1; /* 1us */ in auto_set_timing_para() local
164 writel(((tdinit2 << 0) | (tdinit3 << 20)), &mctl_ctl->ptr4); in auto_set_timing_para()
H A Ddram_sun50i_h6.c229 u32 tdinit3 = (1 * CONFIG_DRAM_CLK) + 1; /* 1us */ in mctl_set_timing_lpddr3() local
285 writel(tdinit2 | (tdinit3 << 18), &mctl_phy->ptr[4]); in mctl_set_timing_lpddr3()