Home
last modified time | relevance | path

Searched refs:regVPG2_VPG_MEM_PWR (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_2_offset.h11351 #define regVPG2_VPG_MEM_PWR … macro
H A Ddcn_3_1_5_offset.h11096 #define regVPG2_VPG_MEM_PWR … macro
H A Ddcn_3_1_4_offset.h9830 #define regVPG2_VPG_MEM_PWR … macro
H A Ddcn_3_2_1_offset.h10512 #define regVPG2_VPG_MEM_PWR … macro
H A Ddcn_3_2_0_offset.h10513 #define regVPG2_VPG_MEM_PWR … macro
H A Ddcn_3_1_6_offset.h11575 #define regVPG2_VPG_MEM_PWR … macro