Home
last modified time | relevance | path

Searched refs:regGCEA_DRAM_WR_PRI_QUANT_PRI1_BASE_IDX (Results 1 – 4 of 4) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_4_2_offset.h868 #define regGCEA_DRAM_WR_PRI_QUANT_PRI1_BASE_IDX … macro
H A Dgc_9_4_3_offset.h1221 #define regGCEA_DRAM_WR_PRI_QUANT_PRI1_BASE_IDX … macro
H A Dgc_11_0_0_offset.h2473 #define regGCEA_DRAM_WR_PRI_QUANT_PRI1_BASE_IDX … macro
H A Dgc_11_0_3_offset.h2581 #define regGCEA_DRAM_WR_PRI_QUANT_PRI1_BASE_IDX … macro