Home
last modified time | relevance | path

Searched refs:pll6_ddr_cfg (Results 1 – 2 of 2) sorted by relevance

/openbmc/u-boot/arch/arm/mach-sunxi/
H A Dclock_sun9i.c141 &ccm->pll6_ddr_cfg); in clock_set_pll6()
/openbmc/u-boot/arch/arm/include/asm/arch-sunxi/
H A Dclock_sun9i.h17 u32 pll6_ddr_cfg; /* 0x14 ddr pll configuration */ member