Home
last modified time | relevance | path

Searched refs:pci_dev (Results 1 – 25 of 76) sorted by relevance

1234

/openbmc/qemu/hw/pci/
H A Dpci_host.c65 static bool is_pci_dev_ejected(PCIDevice *pci_dev) in is_pci_dev_ejected() argument
72 return pci_dev && pci_dev->partially_hotplugged && in is_pci_dev_ejected()
73 !pci_dev->qdev.pending_deleted_event; in is_pci_dev_ejected()
76 void pci_host_config_write_common(PCIDevice *pci_dev, uint32_t addr, in pci_host_config_write_common() argument
79 pci_adjust_config_limit(pci_get_bus(pci_dev), &limit); in pci_host_config_write_common()
88 if ((pci_dev->qdev.hotplugged && !pci_get_function_0(pci_dev)) || in pci_host_config_write_common()
89 !pci_dev->enabled || is_pci_dev_ejected(pci_dev)) { in pci_host_config_write_common()
93 trace_pci_cfg_write(pci_dev->name, pci_dev_bus_num(pci_dev), in pci_host_config_write_common()
94 PCI_SLOT(pci_dev->devfn), in pci_host_config_write_common()
95 PCI_FUNC(pci_dev->devfn), addr, val); in pci_host_config_write_common()
[all …]
H A Dpcie_host.c40 PCIDevice *pci_dev = pcie_dev_find_by_mmcfg_addr(s, mmcfg_addr); in pcie_mmcfg_data_write() local
44 if (!pci_dev) { in pcie_mmcfg_data_write()
48 limit = pci_config_size(pci_dev); in pcie_mmcfg_data_write()
49 pci_host_config_write_common(pci_dev, addr, limit, val, len); in pcie_mmcfg_data_write()
58 PCIDevice *pci_dev = pcie_dev_find_by_mmcfg_addr(s, mmcfg_addr); in pcie_mmcfg_data_read() local
62 if (!pci_dev) { in pcie_mmcfg_data_read()
66 limit = pci_config_size(pci_dev); in pcie_mmcfg_data_read()
67 return pci_host_config_read_common(pci_dev, addr, limit, len); in pcie_mmcfg_data_read()
/openbmc/qemu/hw/usb/
H A Dhcd-xhci-pci.c41 PCIDevice *pci_dev = PCI_DEVICE(s); in xhci_pci_intr_update() local
43 if (!msix_enabled(pci_dev)) { in xhci_pci_intr_update()
51 msix_vector_use(pci_dev, n); in xhci_pci_intr_update()
55 msix_vector_unuse(pci_dev, n); in xhci_pci_intr_update()
63 PCIDevice *pci_dev = PCI_DEVICE(s); in xhci_pci_intr_raise() local
66 !(msix_enabled(pci_dev) || in xhci_pci_intr_raise()
67 msi_enabled(pci_dev))) { in xhci_pci_intr_raise()
68 pci_set_irq(pci_dev, level); in xhci_pci_intr_raise()
71 if (msix_enabled(pci_dev) && level) { in xhci_pci_intr_raise()
72 msix_notify(pci_dev, n); in xhci_pci_intr_raise()
[all …]
/openbmc/qemu/hw/net/
H A Dne2000-pci.c55 static void pci_ne2000_realize(PCIDevice *pci_dev, Error **errp) in pci_ne2000_realize() argument
57 PCINE2000State *d = DO_UPCAST(PCINE2000State, dev, pci_dev); in pci_ne2000_realize()
65 ne2000_setup_io(s, DEVICE(pci_dev), 0x100); in pci_ne2000_realize()
73 object_get_typename(OBJECT(pci_dev)), in pci_ne2000_realize()
74 pci_dev->qdev.id, in pci_ne2000_realize()
75 &pci_dev->qdev.mem_reentrancy_guard, s); in pci_ne2000_realize()
79 static void pci_ne2000_exit(PCIDevice *pci_dev) in pci_ne2000_exit() argument
81 PCINE2000State *d = DO_UPCAST(PCINE2000State, dev, pci_dev); in pci_ne2000_exit()
90 PCIDevice *pci_dev = PCI_DEVICE(obj); in ne2000_instance_init() local
91 PCINE2000State *d = DO_UPCAST(PCINE2000State, dev, pci_dev); in ne2000_instance_init()
[all …]
H A Digb.c321 igb_init_net_peer(IGBState *s, PCIDevice *pci_dev, uint8_t *macaddr) in igb_init_net_peer() argument
323 DeviceState *dev = DEVICE(pci_dev); in igb_init_net_peer()
381 static void igb_pci_realize(PCIDevice *pci_dev, Error **errp) in igb_pci_realize() argument
383 IGBState *s = IGB(pci_dev); in igb_pci_realize()
389 pci_dev->config_write = igb_write_config; in igb_pci_realize()
391 pci_dev->config[PCI_CACHE_LINE_SIZE] = 0x10; in igb_pci_realize()
392 pci_dev->config[PCI_INTERRUPT_PIN] = 1; in igb_pci_realize()
397 pci_register_bar(pci_dev, E1000E_MMIO_IDX, in igb_pci_realize()
406 pci_register_bar(pci_dev, E1000E_FLASH_IDX, in igb_pci_realize()
411 pci_register_bar(pci_dev, E1000E_IO_IDX, in igb_pci_realize()
[all …]
H A De1000e.c316 e1000e_init_net_peer(E1000EState *s, PCIDevice *pci_dev, uint8_t *macaddr) in e1000e_init_net_peer() argument
318 DeviceState *dev = DEVICE(pci_dev); in e1000e_init_net_peer()
397 static void e1000e_write_config(PCIDevice *pci_dev, uint32_t address, in e1000e_write_config() argument
400 E1000EState *s = E1000E(pci_dev); in e1000e_write_config()
402 pci_default_write_config(pci_dev, address, val, len); in e1000e_write_config()
405 (pci_dev->config[PCI_COMMAND] & PCI_COMMAND_MASTER)) { in e1000e_write_config()
410 static void e1000e_pci_realize(PCIDevice *pci_dev, Error **errp) in e1000e_pci_realize() argument
416 E1000EState *s = E1000E(pci_dev); in e1000e_pci_realize()
422 pci_dev->config_write = e1000e_write_config; in e1000e_pci_realize()
424 pci_dev->config[PCI_CACHE_LINE_SIZE] = 0x10; in e1000e_pci_realize()
[all …]
H A Dpcnet-pci.c197 static void pci_pcnet_realize(PCIDevice *pci_dev, Error **errp) in pci_pcnet_realize() argument
199 PCIPCNetState *d = PCI_PCNET(pci_dev); in pci_pcnet_realize()
208 pci_conf = pci_dev->config; in pci_pcnet_realize()
226 pci_register_bar(pci_dev, 0, PCI_BASE_ADDRESS_SPACE_IO, &d->io_bar); in pci_pcnet_realize()
228 pci_register_bar(pci_dev, 1, 0, &s->mmio); in pci_pcnet_realize()
230 s->irq = pci_allocate_irq(pci_dev); in pci_pcnet_realize()
233 s->dma_opaque = DEVICE(pci_dev); in pci_pcnet_realize()
235 pcnet_common_init(DEVICE(pci_dev), s, &net_pci_pcnet_info); in pci_pcnet_realize()
/openbmc/qemu/hw/cxl/
H A Dswitch-mailbox-cci.c28 static void cswbcci_realize(PCIDevice *pci_dev, Error **errp) in cswbcci_realize() argument
30 CSWMBCCIDev *cswmb = CXL_SWITCH_MAILBOX_CCI(pci_dev); in cswbcci_realize()
42 pcie_endpoint_cap_init(pci_dev, 0x80); in cswbcci_realize()
44 cxl_cstate->pdev = pci_dev; in cswbcci_realize()
46 cxl_device_register_block_init(OBJECT(pci_dev), cxl_dstate, cswmb->cci); in cswbcci_realize()
47 pci_register_bar(pci_dev, 0, in cswbcci_realize()
60 cxl_initialize_mailbox_swcci(cswmb->cci, DEVICE(pci_dev), in cswbcci_realize()
65 static void cswmbcci_exit(PCIDevice *pci_dev) in cswmbcci_exit() argument
/openbmc/qemu/tests/qtest/libqos/
H A De1000e.c45 qtest_memwrite(d_pci->pci_dev.bus->qts, in e1000e_tx_ring_push()
51 qtest_memread(d_pci->pci_dev.bus->qts, in e1000e_tx_ring_push()
62 qtest_memwrite(d_pci->pci_dev.bus->qts, in e1000e_rx_ring_push()
68 qtest_memread(d_pci->pci_dev.bus->qts, in e1000e_rx_ring_push()
86 if (qpci_msix_pending(&d_pci->pci_dev, msg_id)) { in e1000e_wait_isr()
89 qtest_clock_step(d_pci->pci_dev.bus->qts, 10000); in e1000e_wait_isr()
98 qpci_iounmap(&epci->pci_dev, epci->mac_regs); in e1000e_pci_destructor()
99 qpci_msix_disable(&epci->pci_dev); in e1000e_pci_destructor()
108 qpci_device_enable(&d->pci_dev); in e1000e_pci_start_hw()
115 qpci_msix_enable(&d->pci_dev); in e1000e_pci_start_hw()
[all …]
H A Digb.c50 qpci_iounmap(&epci->pci_dev, epci->mac_regs); in e1000e_pci_destructor()
51 qpci_msix_disable(&epci->pci_dev); in e1000e_pci_destructor()
61 qpci_device_enable(&d->pci_dev); in igb_pci_start_hw()
74 qtest_clock_step(d->pci_dev.bus->qts, 900000000); in igb_pci_start_hw()
77 qpci_msix_enable(&d->pci_dev); in igb_pci_start_hw()
137 return &epci->pci_dev; in igb_pci_get_driver()
151 e1000e_foreach_callback, &d->pci_dev); in igb_pci_create()
154 d->mac_regs = qpci_iomap(&d->pci_dev, 0, NULL); in igb_pci_create()
H A De1000e.h40 QPCIDevice pci_dev; member
48 qpci_io_writel(&d_pci->pci_dev, d_pci->mac_regs, reg, val); in e1000e_macreg_write()
54 return qpci_io_readl(&d_pci->pci_dev, d_pci->mac_regs, reg); in e1000e_macreg_read()
/openbmc/qemu/hw/ide/
H A Dcmd646.c93 PCIDevice *pci_dev = PCI_DEVICE(bm->pci_dev); in bmdma_read() local
105 val = pci_dev->config[MRDMODE]; in bmdma_read()
111 if (bm == &bm->pci_dev->bmdma[0]) { in bmdma_read()
112 val = pci_dev->config[UDIDETCR0]; in bmdma_read()
114 val = pci_dev->config[UDIDETCR1]; in bmdma_read()
130 PCIDevice *pci_dev = PCI_DEVICE(bm->pci_dev); in bmdma_write() local
142 pci_dev->config[MRDMODE] = in bmdma_write()
143 (pci_dev->config[MRDMODE] & ~0x30) | (val & 0x30); in bmdma_write()
144 cmd646_update_dma_interrupts(pci_dev); in bmdma_write()
145 cmd646_update_irq(pci_dev); in bmdma_write()
[all …]
/openbmc/qemu/hw/pci-host/
H A Dsabre.c272 static int pci_sabre_map_irq(PCIDevice *pci_dev, int irq_num) in pci_sabre_map_irq() argument
278 static int pci_simbaA_map_irq(PCIDevice *pci_dev, int irq_num) in pci_simbaA_map_irq() argument
281 switch (PCI_SLOT(pci_dev->devfn)) { in pci_simbaA_map_irq()
293 return ((PCI_SLOT(pci_dev->devfn) << 2) + irq_num) & 0x1f; in pci_simbaA_map_irq()
296 static int pci_simbaB_map_irq(PCIDevice *pci_dev, int irq_num) in pci_simbaB_map_irq() argument
298 return (0x10 + (PCI_SLOT(pci_dev->devfn) << 2) + irq_num) & 0x1f; in pci_simbaB_map_irq()
335 PCIDevice *pci_dev; in sabre_reset() local
358 pci_dev = PCI_DEVICE(s->bridgeA); in sabre_reset()
359 cmd = pci_get_word(pci_dev->config + PCI_COMMAND); in sabre_reset()
360 pci_set_word(pci_dev->config + PCI_COMMAND, cmd | PCI_COMMAND_IO); in sabre_reset()
[all …]
H A Dxilinx-pcie.c271 static void xilinx_pcie_root_realize(PCIDevice *pci_dev, Error **errp) in xilinx_pcie_root_realize() argument
273 BusState *bus = qdev_get_parent_bus(DEVICE(pci_dev)); in xilinx_pcie_root_realize()
276 pci_set_word(pci_dev->config + PCI_COMMAND, in xilinx_pcie_root_realize()
278 pci_set_word(pci_dev->config + PCI_MEMORY_BASE, s->mmio_base >> 16); in xilinx_pcie_root_realize()
279 pci_set_word(pci_dev->config + PCI_MEMORY_LIMIT, in xilinx_pcie_root_realize()
282 pci_bridge_initfn(pci_dev, TYPE_PCI_BUS); in xilinx_pcie_root_realize()
284 if (pcie_endpoint_cap_v1_init(pci_dev, 0x80) < 0) { in xilinx_pcie_root_realize()
/openbmc/qemu/hw/remote/
H A Diohub.c36 int remote_iohub_map_irq(PCIDevice *pci_dev, int intx) in remote_iohub_map_irq() argument
38 return pci_dev->devfn; in remote_iohub_map_irq()
78 void process_set_irqfd_msg(PCIDevice *pci_dev, MPQemuMsg *msg) in process_set_irqfd_msg() argument
84 intx = pci_get_byte(pci_dev->config + PCI_INTERRUPT_PIN) - 1; in process_set_irqfd_msg()
86 pirq = remote_iohub_map_irq(pci_dev, intx); in process_set_irqfd_msg()
H A Dmessage.c35 PCIDevice *pci_dev = NULL; in mpqemu_remote_msg_loop_co() local
40 pci_dev = com->dev; in mpqemu_remote_msg_loop_co()
57 process_config_write(com->ioc, pci_dev, &msg, &local_err); in mpqemu_remote_msg_loop_co()
60 process_config_read(com->ioc, pci_dev, &msg, &local_err); in mpqemu_remote_msg_loop_co()
72 process_set_irqfd_msg(pci_dev, &msg); in mpqemu_remote_msg_loop_co()
75 process_device_reset_msg(com->ioc, pci_dev, &local_err); in mpqemu_remote_msg_loop_co()
81 msg.cmd, DEVICE(pci_dev)->id, getpid()); in mpqemu_remote_msg_loop_co()
/openbmc/qemu/hw/pci-bridge/
H A Dcxl_root_port.c149 PCIDevice *pci_dev = PCI_DEVICE(dev); in cxl_rp_realize() local
164 pci_bridge_qemu_reserve_cap_init(pci_dev, 0, crp->res_reserve, errp); in cxl_rp_realize()
166 rpc->parent_class.exit(pci_dev); in cxl_rp_realize()
171 pci_word_test_and_clear_mask(pci_dev->wmask + PCI_COMMAND, in cxl_rp_realize()
173 pci_dev->wmask[PCI_IO_BASE] = 0; in cxl_rp_realize()
174 pci_dev->wmask[PCI_IO_LIMIT] = 0; in cxl_rp_realize()
178 cxl_cstate->pdev = pci_dev; in cxl_rp_realize()
181 cxl_component_register_block_init(OBJECT(pci_dev), cxl_cstate, in cxl_rp_realize()
184 pci_register_bar(pci_dev, CXL_COMPONENT_REG_BAR_IDX, in cxl_rp_realize()
/openbmc/qemu/include/hw/xen/
H A Dxen_native.h436 PCIDevice *pci_dev) in xen_map_pcidev() argument
442 trace_xen_map_pcidev(ioservid, pci_dev_bus_num(pci_dev), in xen_map_pcidev()
443 PCI_SLOT(pci_dev->devfn), PCI_FUNC(pci_dev->devfn)); in xen_map_pcidev()
445 pci_dev_bus_num(pci_dev), in xen_map_pcidev()
446 PCI_SLOT(pci_dev->devfn), in xen_map_pcidev()
447 PCI_FUNC(pci_dev->devfn)); in xen_map_pcidev()
452 PCIDevice *pci_dev) in xen_unmap_pcidev() argument
458 trace_xen_unmap_pcidev(ioservid, pci_dev_bus_num(pci_dev), in xen_unmap_pcidev()
459 PCI_SLOT(pci_dev->devfn), PCI_FUNC(pci_dev->devfn)); in xen_unmap_pcidev()
461 pci_dev_bus_num(pci_dev), in xen_unmap_pcidev()
[all …]
/openbmc/qemu/hw/i386/xen/
H A Dxen_pvdevice.c86 static void xen_pv_realize(PCIDevice *pci_dev, Error **errp) in xen_pv_realize() argument
88 XenPVDevice *d = XEN_PV_DEVICE(pci_dev); in xen_pv_realize()
97 pci_conf = pci_dev->config; in xen_pv_realize()
114 pci_register_bar(pci_dev, 1, PCI_BASE_ADDRESS_MEM_PREFETCH, in xen_pv_realize()
H A Dxen_platform.c271 PCIDevice *pci_dev = PCI_DEVICE(s); in platform_fixed_ioport_writew() local
276 pci_unplug_disks(pci_get_bus(pci_dev), val); in platform_fixed_ioport_writew()
280 pci_unplug_nics(pci_get_bus(pci_dev)); in platform_fixed_ioport_writew()
446 PCIDevice *pci_dev = PCI_DEVICE(s); in xen_platform_ioport_writeb() local
462 pci_unplug_disks(pci_get_bus(pci_dev), UNPLUG_IDE_SCSI_DISKS); in xen_platform_ioport_writeb()
463 pci_unplug_nics(pci_get_bus(pci_dev)); in xen_platform_ioport_writeb()
469 pci_unplug_disks(pci_get_bus(pci_dev), UNPLUG_IDE_SCSI_DISKS); in xen_platform_ioport_writeb()
472 pci_unplug_nics(pci_get_bus(pci_dev)); in xen_platform_ioport_writeb()
/openbmc/qemu/include/hw/remote/
H A Diohub.h35 int remote_iohub_map_irq(PCIDevice *pci_dev, int intx);
37 void process_set_irqfd_msg(PCIDevice *pci_dev, MPQemuMsg *msg);
/openbmc/qemu/hw/net/can/
H A Dcan_mioe3680_pci.c153 static void mioe3680_pci_realize(PCIDevice *pci_dev, Error **errp) in mioe3680_pci_realize() argument
155 Mioe3680PCIState *d = MIOe3680_PCI_DEV(pci_dev); in mioe3680_pci_realize()
159 pci_conf = pci_dev->config; in mioe3680_pci_realize()
186 static void mioe3680_pci_exit(PCIDevice *pci_dev) in mioe3680_pci_exit() argument
188 Mioe3680PCIState *d = MIOe3680_PCI_DEV(pci_dev); in mioe3680_pci_exit()
H A Dcan_pcm3680_pci.c153 static void pcm3680i_pci_realize(PCIDevice *pci_dev, Error **errp) in pcm3680i_pci_realize() argument
155 Pcm3680iPCIState *d = PCM3680i_PCI_DEV(pci_dev); in pcm3680i_pci_realize()
159 pci_conf = pci_dev->config; in pcm3680i_pci_realize()
187 static void pcm3680i_pci_exit(PCIDevice *pci_dev) in pcm3680i_pci_exit() argument
189 Pcm3680iPCIState *d = PCM3680i_PCI_DEV(pci_dev); in pcm3680i_pci_exit()
H A Dctucan_pci.c163 static void ctucan_pci_realize(PCIDevice *pci_dev, Error **errp) in ctucan_pci_realize() argument
165 CtuCanPCIState *d = CTUCAN_PCI_DEV(pci_dev); in ctucan_pci_realize()
169 pci_conf = pci_dev->config; in ctucan_pci_realize()
198 static void ctucan_pci_exit(PCIDevice *pci_dev) in ctucan_pci_exit() argument
200 CtuCanPCIState *d = CTUCAN_PCI_DEV(pci_dev); in ctucan_pci_exit()
H A Dcan_kvaser_pci.c218 static void kvaser_pci_realize(PCIDevice *pci_dev, Error **errp) in kvaser_pci_realize() argument
220 KvaserPCIState *d = KVASER_PCI_DEV(pci_dev); in kvaser_pci_realize()
224 pci_conf = pci_dev->config; in kvaser_pci_realize()
251 static void kvaser_pci_exit(PCIDevice *pci_dev) in kvaser_pci_exit() argument
253 KvaserPCIState *d = KVASER_PCI_DEV(pci_dev); in kvaser_pci_exit()

1234