Home
last modified time | relevance | path

Searched refs:mmVGA_DISPBUF2_SURFACE_ADDR_BASE_IDX (Results 1 – 8 of 8) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_0_3_offset.h30 #define mmVGA_DISPBUF2_SURFACE_ADDR_BASE_IDX … macro
H A Ddcn_3_0_1_offset.h161 #define mmVGA_DISPBUF2_SURFACE_ADDR_BASE_IDX … macro
H A Ddcn_1_0_offset.h401 #define mmVGA_DISPBUF2_SURFACE_ADDR_BASE_IDX … macro
H A Ddcn_2_1_0_offset.h105 #define mmVGA_DISPBUF2_SURFACE_ADDR_BASE_IDX … macro
H A Ddcn_3_0_2_offset.h45 #define mmVGA_DISPBUF2_SURFACE_ADDR_BASE_IDX … macro
H A Ddcn_2_0_0_offset.h45 #define mmVGA_DISPBUF2_SURFACE_ADDR_BASE_IDX … macro
H A Ddcn_3_0_0_offset.h27 #define mmVGA_DISPBUF2_SURFACE_ADDR_BASE_IDX … macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_12_0_offset.h567 #define mmVGA_DISPBUF2_SURFACE_ADDR_BASE_IDX … macro