Home
last modified time | relevance | path

Searched refs:mmSDMA0_RLC5_CSA_ADDR_HI_BASE_IDX (Results 1 – 4 of 4) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/sdma0/
H A Dsdma0_4_2_offset.h843 #define mmSDMA0_RLC5_CSA_ADDR_HI_BASE_IDX … macro
H A Dsdma0_4_2_2_offset.h847 #define mmSDMA0_RLC5_CSA_ADDR_HI_BASE_IDX … macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_10_1_0_offset.h833 #define mmSDMA0_RLC5_CSA_ADDR_HI_BASE_IDX … macro
H A Dgc_10_3_0_offset.h857 #define mmSDMA0_RLC5_CSA_ADDR_HI_BASE_IDX … macro