Home
last modified time | relevance | path

Searched refs:mmOTG0_OTG_GLOBAL_CONTROL1_BASE_IDX (Results 1 – 8 of 8) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_2_0_3_offset.h4895 #define mmOTG0_OTG_GLOBAL_CONTROL1_BASE_IDX macro
H A Ddcn_3_0_3_offset.h4254 #define mmOTG0_OTG_GLOBAL_CONTROL1_BASE_IDX macro
H A Ddcn_3_0_1_offset.h6667 #define mmOTG0_OTG_GLOBAL_CONTROL1_BASE_IDX macro
H A Ddcn_1_0_offset.h6470 #define mmOTG0_OTG_GLOBAL_CONTROL1_BASE_IDX macro
H A Ddcn_2_1_0_offset.h8124 #define mmOTG0_OTG_GLOBAL_CONTROL1_BASE_IDX macro
H A Ddcn_3_0_2_offset.h7996 #define mmOTG0_OTG_GLOBAL_CONTROL1_BASE_IDX macro
H A Ddcn_2_0_0_offset.h9155 #define mmOTG0_OTG_GLOBAL_CONTROL1_BASE_IDX macro
H A Ddcn_3_0_0_offset.h8842 #define mmOTG0_OTG_GLOBAL_CONTROL1_BASE_IDX macro