Home
last modified time | relevance | path

Searched refs:mmMPCC4_MPCC_MEM_PWR_CTRL (Results 1 – 5 of 5) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_2_0_3_offset.h3730 #define mmMPCC4_MPCC_MEM_PWR_CTRL macro
H A Ddcn_2_1_0_offset.h5758 #define mmMPCC4_MPCC_MEM_PWR_CTRL macro
H A Ddcn_3_0_2_offset.h12620 #define mmMPCC4_MPCC_MEM_PWR_CTRL macro
H A Ddcn_2_0_0_offset.h6696 #define mmMPCC4_MPCC_MEM_PWR_CTRL macro
H A Ddcn_3_0_0_offset.h13905 #define mmMPCC4_MPCC_MEM_PWR_CTRL macro