Home
last modified time | relevance | path

Searched refs:mmDSCL0_OBUF_MEM_PWR_CTRL_BASE_IDX (Results 1 – 8 of 8) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_2_0_3_offset.h1498 #define mmDSCL0_OBUF_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_0_3_offset.h2612 #define mmDSCL0_OBUF_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_0_1_offset.h3423 #define mmDSCL0_OBUF_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_1_0_offset.h3577 #define mmDSCL0_OBUF_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_2_1_0_offset.h3429 #define mmDSCL0_OBUF_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_0_2_offset.h3968 #define mmDSCL0_OBUF_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_2_0_0_offset.h4367 #define mmDSCL0_OBUF_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_0_0_offset.h4015 #define mmDSCL0_OBUF_MEM_PWR_CTRL_BASE_IDX … macro