Home
last modified time | relevance | path

Searched refs:mmDSCC3_DSCC_PPS_CONFIG20_BASE_IDX (Results 1 – 4 of 4) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_2_1_0_offset.h11951 #define mmDSCC3_DSCC_PPS_CONFIG20_BASE_IDX … macro
H A Ddcn_3_0_2_offset.h12025 #define mmDSCC3_DSCC_PPS_CONFIG20_BASE_IDX … macro
H A Ddcn_2_0_0_offset.h14081 #define mmDSCC3_DSCC_PPS_CONFIG20_BASE_IDX … macro
H A Ddcn_3_0_0_offset.h13181 #define mmDSCC3_DSCC_PPS_CONFIG20_BASE_IDX … macro