Home
last modified time | relevance | path

Searched refs:mmDPG1_DPG_CONTROL_BASE_IDX (Results 1 – 7 of 7) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_2_0_3_offset.h4633 #define mmDPG1_DPG_CONTROL_BASE_IDX macro
H A Ddcn_3_0_3_offset.h3940 #define mmDPG1_DPG_CONTROL_BASE_IDX macro
H A Ddcn_3_0_1_offset.h6143 #define mmDPG1_DPG_CONTROL_BASE_IDX macro
H A Ddcn_2_1_0_offset.h7372 #define mmDPG1_DPG_CONTROL_BASE_IDX macro
H A Ddcn_3_0_2_offset.h7359 #define mmDPG1_DPG_CONTROL_BASE_IDX macro
H A Ddcn_2_0_0_offset.h8403 #define mmDPG1_DPG_CONTROL_BASE_IDX macro
H A Ddcn_3_0_0_offset.h8094 #define mmDPG1_DPG_CONTROL_BASE_IDX macro