Home
last modified time | relevance | path

Searched refs:mmDPG0_DPG_CONTROL_BASE_IDX (Results 1 – 7 of 7) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_2_0_3_offset.h4553 #define mmDPG0_DPG_CONTROL_BASE_IDX … macro
H A Ddcn_3_0_3_offset.h3858 #define mmDPG0_DPG_CONTROL_BASE_IDX … macro
H A Ddcn_3_0_1_offset.h6061 #define mmDPG0_DPG_CONTROL_BASE_IDX … macro
H A Ddcn_2_1_0_offset.h7290 #define mmDPG0_DPG_CONTROL_BASE_IDX … macro
H A Ddcn_3_0_2_offset.h7277 #define mmDPG0_DPG_CONTROL_BASE_IDX … macro
H A Ddcn_2_0_0_offset.h8321 #define mmDPG0_DPG_CONTROL_BASE_IDX … macro
H A Ddcn_3_0_0_offset.h8012 #define mmDPG0_DPG_CONTROL_BASE_IDX … macro