Home
last modified time | relevance | path

Searched refs:mmDC_PERFMON10_PERFMON_CNTL2_BASE_IDX (Results 1 – 8 of 8) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_0_3_offset.h4538 #define mmDC_PERFMON10_PERFMON_CNTL2_BASE_IDX macro
H A Ddcn_3_0_1_offset.h3941 #define mmDC_PERFMON10_PERFMON_CNTL2_BASE_IDX macro
H A Ddcn_1_0_offset.h3161 #define mmDC_PERFMON10_PERFMON_CNTL2_BASE_IDX macro
H A Ddcn_2_1_0_offset.h3289 #define mmDC_PERFMON10_PERFMON_CNTL2_BASE_IDX macro
H A Ddcn_3_0_2_offset.h3523 #define mmDC_PERFMON10_PERFMON_CNTL2_BASE_IDX macro
H A Ddcn_2_0_0_offset.h3505 #define mmDC_PERFMON10_PERFMON_CNTL2_BASE_IDX macro
H A Ddcn_3_0_0_offset.h3547 #define mmDC_PERFMON10_PERFMON_CNTL2_BASE_IDX macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_12_0_offset.h16677 #define mmDC_PERFMON10_PERFMON_CNTL2_BASE_IDX macro