Home
last modified time | relevance | path

Searched refs:memory_region_set_enabled (Results 1 – 25 of 28) sorted by relevance

12

/openbmc/qemu/hw/pci-host/
H A Dpam.c55 memory_region_set_enabled(&mem->alias[i], false); in init_pam()
67 memory_region_set_enabled(&pam->alias[pam->current], false); in pam_update()
69 memory_region_set_enabled(&pam->alias[pam->current], true); in pam_update()
H A Di440fx.c94 memory_region_set_enabled(&d->smram_region, in i440fx_update_memory_mappings()
96 memory_region_set_enabled(&d->smram, in i440fx_update_memory_mappings()
288 memory_region_set_enabled(&f->smram_region, true); in i440fx_pcihost_realize()
292 memory_region_set_enabled(&f->smram, true); in i440fx_pcihost_realize()
295 memory_region_set_enabled(&f->low_smram, true); in i440fx_pcihost_realize()
H A Ddesignware.c125 memory_region_set_enabled(mem, enable); in designware_pcie_root_update_msi_mapping()
296 memory_region_set_enabled(other, false); in designware_pcie_update_viewport()
301 memory_region_set_enabled(current, enabled); in designware_pcie_update_viewport()
446 memory_region_set_enabled(mem, false); in designware_pcie_root_realize()
470 memory_region_set_enabled(mem, false); in designware_pcie_root_realize()
483 memory_region_set_enabled(mem, false); in designware_pcie_root_realize()
510 memory_region_set_enabled(&root->msi.iomem, false); in designware_pcie_root_realize()
H A Dxilinx-pcie.c125 memory_region_set_enabled(&s->mmio, false); in xilinx_pcie_host_realize()
250 memory_region_set_enabled(&s->mmio, val & ROOTCFG_RPSCR_BRIDGEEN); in xilinx_pcie_root_config_write()
H A Dastro.c547 memory_region_set_enabled(lmmio_alias, false); in adjust_LMMIO_DIRECT_mapping()
569 memory_region_set_enabled(lmmio_alias, true); in adjust_LMMIO_DIRECT_mapping()
/openbmc/qemu/target/i386/tcg/system/
H A Dtcg-cpu.c41 memory_region_set_enabled(cpu->smram, true); in tcg_cpu_machine_done()
65 memory_region_set_enabled(cpu->cpu_as_root, true); in tcg_cpu_realizefn()
74 memory_region_set_enabled(cpu->cpu_as_mem, true); in tcg_cpu_realizefn()
/openbmc/qemu/hw/i2c/
H A Dsmbus_ich9.c71 memory_region_set_enabled(&s->smb.io, true); in ich9_smbus_write_config()
73 memory_region_set_enabled(&s->smb.io, false); in ich9_smbus_write_config()
/openbmc/qemu/hw/misc/
H A Dallwinner-h3-dramc.c83 memory_region_set_enabled(&s->row_mirror_alias, false); in allwinner_h3_dramc_map_rows()
91 memory_region_set_enabled(&s->row_mirror_alias, true); in allwinner_h3_dramc_map_rows()
290 memory_region_set_enabled(&s->row_mirror_alias, false); in allwinner_h3_dramc_realize()
H A Dmips_cmgcr.c53 memory_region_set_enabled(gcr->cpc_mr, in update_cpc_base()
66 memory_region_set_enabled(gcr->gic_mr, in update_gic_base()
H A Dallwinner-r40-dramc.c178 memory_region_set_enabled(&s->detect_cells, enable_detect_cells); in allwinner_r40_dramc_map_rows()
430 memory_region_set_enabled(&s->detect_cells, false); in allwinner_r40_dramc_realize()
H A Dmips_itu.c102 memory_region_set_enabled(mr, is_enabled); in itc_reconfigure()
/openbmc/qemu/hw/ppc/
H A Drs6000_mc.c114 memory_region_set_enabled(&s->simm[socket - 1], size != 0); in rs6000mc_port0820_write()
189 memory_region_set_enabled(&s->simm[socket], true); in rs6000mc_realize()
H A Dpnv_bmc.c217 memory_region_set_enabled(&pnor->mmio, true); in hiomap_cmd()
228 memory_region_set_enabled(&pnor->mmio, false); in hiomap_cmd()
/openbmc/qemu/hw/isa/
H A Dvt82c686.c60 memory_region_set_enabled(&s->io, s->dev.config[0x41] & BIT(7)); in pm_io_space_update()
70 memory_region_set_enabled(&s->smb.io, s->dev.config[0xd2] & BIT(0)); in smb_io_space_update()
206 memory_region_set_enabled(&s->smb.io, false); in via_pm_realize()
212 memory_region_set_enabled(&s->io, false); in via_pm_realize()
291 memory_region_set_enabled(&s->io, enable); in via_superio_io_enable()
307 memory_region_set_enabled(&s->io, false); in via_superio_realize()
/openbmc/qemu/hw/i386/kvm/
H A Dxen_primary_console.c62 memory_region_set_enabled(&s->console_page, true); in xen_primary_console_realize()
H A Dxen_overlay.c96 memory_region_set_enabled(&s->shinfo_mem, true); in xen_overlay_realize()
H A Dxen_gnttab.c79 memory_region_set_enabled(&s->gnt_frames, true); in xen_gnttab_realize()
/openbmc/qemu/hw/acpi/
H A Dpiix4.c95 memory_region_set_enabled(&s->io, d->config[0x80] & 1); in pm_io_space_update()
108 memory_region_set_enabled(&s->smb.io, d->config[0xd2] & 1); in smbus_io_space_update()
475 memory_region_set_enabled(&s->smb.io, pci_conf[0xd2] & 1); in piix4_pm_realize()
480 memory_region_set_enabled(&s->io, false); in piix4_pm_realize()
H A Dvmclock.c140 memory_region_set_enabled(&vms->clk_page, true); in vmclock_realize()
H A Dich9.c133 memory_region_set_enabled(&pm->io, pm->pm_io_base != 0); in ich9_pm_iospace_update()
294 memory_region_set_enabled(&pm->io, false); in ich9_pm_init()
/openbmc/qemu/hw/dma/
H A Dxlnx-zynq-devcfg.c229 memory_region_set_enabled(&s->iomem, true); in r_unlock_post_write()
235 memory_region_set_enabled(&s->iomem, false); in r_unlock_post_write()
/openbmc/qemu/hw/char/
H A Dserial-isa.c199 memory_region_set_enabled(&ISA_SERIAL(serial)->state.io, enabled); in isa_serial_set_enabled()
/openbmc/qemu/hw/virtio/
H A Dvirtio-iommu.c126 memory_region_set_enabled(&sdev->bypass_mr, false); in virtio_iommu_switch_address_space()
127 memory_region_set_enabled(MEMORY_REGION(&sdev->iommu_mr), true); in virtio_iommu_switch_address_space()
129 memory_region_set_enabled(MEMORY_REGION(&sdev->iommu_mr), false); in virtio_iommu_switch_address_space()
130 memory_region_set_enabled(&sdev->bypass_mr, true); in virtio_iommu_switch_address_space()
/openbmc/qemu/system/
H A Dioport.c331 memory_region_set_enabled(piolist->regions[i], enabled); in portio_list_set_enabled()
/openbmc/qemu/hw/intc/
H A Dspapr_xive.c208 memory_region_set_enabled(&xive->source.esb_mmio, enable); in spapr_xive_mmio_set_enabled()
209 memory_region_set_enabled(&xive->tm_mmio, enable); in spapr_xive_mmio_set_enabled()
212 memory_region_set_enabled(&xive->end_source.esb_mmio, false); in spapr_xive_mmio_set_enabled()

12