Home
last modified time | relevance | path

Searched refs:ibreakenable (Results 1 – 22 of 22) sorted by relevance

/openbmc/linux/arch/xtensa/kernel/
H A Dhw_breakpoint.c151 unsigned long ibreakenable; in set_ibreak_regs() local
154 ibreakenable = xtensa_get_sr(SREG_IBREAKENABLE); in set_ibreak_regs()
155 xtensa_set_sr(ibreakenable | (1 << reg), SREG_IBREAKENABLE); in set_ibreak_regs()
213 unsigned long ibreakenable; in arch_uninstall_hw_breakpoint() local
218 ibreakenable = xtensa_get_sr(SREG_IBREAKENABLE); in arch_uninstall_hw_breakpoint()
219 xtensa_set_sr(ibreakenable & ~(1 << i), in arch_uninstall_hw_breakpoint()
H A Dhead.S126 wsr a0, ibreakenable
/openbmc/qemu/tests/tcg/xtensa/
H A Dtest_break.S66 wsr a2, ibreakenable
73 wsr a2, ibreakenable
80 wsr a2, ibreakenable
105 wsr a3, ibreakenable
138 wsr a2, ibreakenable
155 wsr a2, ibreakenable
H A Dtest_sr.S137 test_sr ibreakenable, 1
/openbmc/qemu/target/xtensa/core-lx106/
H A Dgdb-config.c.inc46 XTREG( 23, 92, 1, 4, 4,0x0260,0x0007,-2, 2,0x1000,ibreakenable,0,0,0,0,0,0)
H A Dxtensa-modules.c.inc6322 { "rsr.ibreakenable", ICLASS_xt_iclass_rsr_ibreakenable,
6325 { "wsr.ibreakenable", ICLASS_xt_iclass_wsr_ibreakenable,
6328 { "xsr.ibreakenable", ICLASS_xt_iclass_xsr_ibreakenable,
/openbmc/qemu/target/xtensa/core-dc232b/
H A Dgdb-config.c.inc136 XTREG(57, 228, 2, 4, 4, 0x0260, 0x0007, -2, 2, 0x1000, ibreakenable,
H A Dxtensa-modules.c.inc11768 { "rsr.ibreakenable", 236 /* xt_iclass_rsr.ibreakenable */,
11771 { "wsr.ibreakenable", 237 /* xt_iclass_wsr.ibreakenable */,
11774 { "xsr.ibreakenable", 238 /* xt_iclass_xsr.ibreakenable */,
12364 return 340; /* xsr.ibreakenable */
12556 return 338; /* rsr.ibreakenable */
12695 return 339; /* wsr.ibreakenable */
/openbmc/qemu/target/xtensa/core-sample_controller/
H A Dgdb-config.c.inc66 XTREG( 42,168, 2, 4, 4,0x0260,0x0007,-2, 2,0x1000,ibreakenable,0,0,0,0,0,0)
H A Dxtensa-modules.c.inc9354 { "rsr.ibreakenable", ICLASS_xt_iclass_rsr_ibreakenable,
9357 { "wsr.ibreakenable", ICLASS_xt_iclass_wsr_ibreakenable,
9360 { "xsr.ibreakenable", ICLASS_xt_iclass_xsr_ibreakenable,
/openbmc/qemu/target/xtensa/core-dc233c/
H A Dgdb-config.c.inc82 XTREG(57, 228, 2, 4, 4, 0x0260, 0x0007, -2, 2, 0x1000, ibreakenable, 0, 0, 0, 0, 0, 0)
H A Dxtensa-modules.c.inc12416 { "rsr.ibreakenable", ICLASS_xt_iclass_rsr_ibreakenable,
12419 { "wsr.ibreakenable", ICLASS_xt_iclass_wsr_ibreakenable,
12422 { "xsr.ibreakenable", ICLASS_xt_iclass_xsr_ibreakenable,
/openbmc/qemu/target/xtensa/core-de212/
H A Dgdb-config.c.inc75 XTREG( 51,204, 2, 4, 4,0x0260,0x0007,-2, 2,0x1000,ibreakenable,0,0,0,0,0,0)
H A Dxtensa-modules.c.inc11785 { "rsr.ibreakenable", ICLASS_xt_iclass_rsr_ibreakenable,
11788 { "wsr.ibreakenable", ICLASS_xt_iclass_wsr_ibreakenable,
11791 { "xsr.ibreakenable", ICLASS_xt_iclass_xsr_ibreakenable,
/openbmc/qemu/target/xtensa/core-test_kc705_be/
H A Dgdb-config.c.inc111 XTREG( 76,352, 2, 4, 4,0x0260,0x0007,-2, 2,0x1000,ibreakenable,0,0,0,0,0,0)
H A Dxtensa-modules.c.inc33935 { "rsr.ibreakenable", ICLASS_xt_iclass_rsr_ibreakenable,
33938 { "wsr.ibreakenable", ICLASS_xt_iclass_wsr_ibreakenable,
33941 { "xsr.ibreakenable", ICLASS_xt_iclass_xsr_ibreakenable,
/openbmc/qemu/target/xtensa/core-de233_fpu/
H A Dgdb-config.c.inc115 XTREG( 76,368, 2, 4, 4,0x0260,0x0007,-2, 2,0x1000,ibreakenable,0,0,0,0,0,0)
H A Dxtensa-modules.c.inc17044 { "rsr.ibreakenable", ICLASS_xt_iclass_rsr_ibreakenable,
17047 { "wsr.ibreakenable", ICLASS_xt_iclass_wsr_ibreakenable,
17050 { "xsr.ibreakenable", ICLASS_xt_iclass_xsr_ibreakenable,
/openbmc/qemu/target/xtensa/core-fsf/
H A Dxtensa-modules.c.inc8362 { "rsr.ibreakenable", 174 /* xt_iclass_rsr.ibreakenable */,
8365 { "wsr.ibreakenable", 175 /* xt_iclass_wsr.ibreakenable */,
8368 { "xsr.ibreakenable", 176 /* xt_iclass_xsr.ibreakenable */,
8845 return 218; /* xsr.ibreakenable */
8984 return 216; /* rsr.ibreakenable */
9085 return 217; /* wsr.ibreakenable */
/openbmc/qemu/target/xtensa/core-dsp3400/
H A Dgdb-config.c.inc252 XTREG(173,1812, 2, 4, 4,0x0260,0x0007,-2, 2,0x1000,ibreakenable,0,0,0,0,0,0)
H A Dxtensa-modules.c.inc76019 { "rsr.ibreakenable", ICLASS_xt_iclass_rsr_ibreakenable,
76022 { "wsr.ibreakenable", ICLASS_xt_iclass_wsr_ibreakenable,
76025 { "xsr.ibreakenable", ICLASS_xt_iclass_xsr_ibreakenable,
/openbmc/qemu/target/xtensa/
H A Dtranslate.c2696 gen_translate_xsr(ibreakenable)