/openbmc/linux/drivers/gpu/drm/amd/display/dc/dml/ |
H A D | dml_inline_defs.h | 32 static inline double dml_min(double a, double b) in dml_min() function 39 return dml_min(dml_min(a, b), c); in dml_min3() 44 return dml_min(dml_min(a, b), dml_min(c, d)); in dml_min4()
|
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dml/dcn32/ |
H A D | display_mode_vba_util_32.c | 1107 NextDETBufferPieceInKByte = dml_min( in dml32_CalculateDETBufferSize() 1639 MaxLinkBPP = dml_min(MaxLinkBPP, 16); in dml32_TruncToValidBPP() 1641 MaxLinkBPP = dml_min(MaxLinkBPP, 32); in dml32_TruncToValidBPP() 1646 MaxLinkBPP = dml_min(MaxLinkBPP, 16); in dml32_TruncToValidBPP() 1648 MaxLinkBPP = dml_min(MaxLinkBPP, 32); in dml32_TruncToValidBPP() 4216 min_row_time = dml_min(dpte_row_height * in dml32_CalculateFlipSchedule() 4219 min_row_time = dml_min(meta_row_height * in dml32_CalculateFlipSchedule() 5714 / dml_min(NetDCCRateLuma[k], in dml32_CalculateStutterEfficiency() 5742 / dml_min(NetDCCRateChroma[k], in dml32_CalculateStutterEfficiency() 5796 EffectiveCompressedBufferSize = dml_min( in dml32_CalculateStutterEfficiency() [all …]
|
H A D | display_mode_vba_32.c | 792 dml_min(v->VStartupLines, v->MaxVStartupLines[k]), in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation() 842 v->VStartup[k] = dml_min(v->VStartupLines, v->MaxVStartupLines[k]); in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation() 1950 …v->MaximumSwathWidthLuma[k] = dml_min(v->dummy_vars.dml32_ModeSupportAndSystemConfigurationFull.Ma… in dml32_ModeSupportAndSystemConfigurationFull() 1952 …v->MaximumSwathWidthChroma[k] = dml_min(v->dummy_vars.dml32_ModeSupportAndSystemConfigurationFull.… in dml32_ModeSupportAndSystemConfigurationFull() 3300 dml_min(v->MaxVStartup, v->MaximumVStartup[i][j][k]), in dml32_ModeSupportAndSystemConfigurationFull()
|
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dml/dcn20/ |
H A D | display_mode_vba_20.c | 257 dml_min( in adjust_ReturnBW() 280 dml_min( in adjust_ReturnBW() 1040 dml_min( in CalculateVMAndRowBytes() 1160 dml_min( in dml20_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation() 1618 dml_min( in dml20_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation() 2170 dml_min( in dml20_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation() 2413 dml_min( in dml20_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation() 2425 dml_min( in dml20_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation() 2537 dml_min( in dml20_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation() 3820 dml_min( in dml20_ModeSupportAndSystemConfigurationFull() [all …]
|
H A D | display_mode_vba_20v2.c | 281 dml_min( in adjust_ReturnBW() 304 dml_min( in adjust_ReturnBW() 1100 dml_min( in CalculateVMAndRowBytes() 1220 dml_min( in dml20v2_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation() 1654 dml_min( in dml20v2_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation() 2204 dml_min( in dml20v2_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation() 2447 dml_min( in dml20v2_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation() 2459 dml_min( in dml20v2_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation() 2571 dml_min( in dml20v2_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation() 3927 dml_min( in dml20v2_ModeSupportAndSystemConfigurationFull() [all …]
|
H A D | display_rq_dlg_calc_20.c | 134 * dml_min((double) recout_width, (double) hactive / 2.0) in get_refcyc_per_delivery() 610 log2_dpte_row_height_linear = dml_floor(dml_log2(dml_min(64 * 1024 * pde_buf_entries in get_meta_and_pte_attr()
|
H A D | display_rq_dlg_calc_20v2.c | 134 * dml_min((double) recout_width, (double) hactive / 2.0) in get_refcyc_per_delivery() 610 log2_dpte_row_height_linear = dml_floor(dml_log2(dml_min(64 * 1024 * pde_buf_entries in get_meta_and_pte_attr()
|
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dml/dcn314/ |
H A D | display_mode_vba_314.c | 2041 v->ReturnBW = dml_min( 2045 v->ReturnBW = dml_min( 2074 v->PSCL_THROUGHPUT_LUMA[k] = dml_min( 2490 VMDataOnlyReturnBW = dml_min( 4055 v->PSCL_FACTOR[k] = dml_min( 4073 v->PSCL_FACTOR_CHROMA[k] = dml_min( 5176 dml_min( 5229 VMDataOnlyReturnBWPerState = dml_min( 5230 dml_min( 6997 swath_width_chroma_ub[k] = dml_min( [all …]
|
H A D | display_rq_dlg_calc_314.c | 147 …* dml_min((double) recout_width, (double) hactive / ((unsigned int) odm_combine * 2)) / pclk_freq_… in get_refcyc_per_delivery() 786 vp_width = dml_min(full_src_vp_width, src_hactive_odm); in get_surf_rq_param() 789 vp_height = dml_min(full_src_vp_width, src_hactive_odm); in get_surf_rq_param()
|
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dml/dcn31/ |
H A D | display_mode_vba_31.c | 2020 v->ReturnBW = dml_min( 2024 v->ReturnBW = dml_min( 2053 v->PSCL_THROUGHPUT_LUMA[k] = dml_min( 2469 VMDataOnlyReturnBW = dml_min( 3962 v->PSCL_FACTOR[k] = dml_min( 3980 v->PSCL_FACTOR_CHROMA[k] = dml_min( 5089 dml_min( 5142 VMDataOnlyReturnBWPerState = dml_min( 5143 dml_min( 6906 swath_width_chroma_ub[k] = dml_min( [all …]
|
H A D | display_rq_dlg_calc_31.c | 59 …* dml_min((double) recout_width, (double) hactive / ((unsigned int) odm_combine * 2)) / pclk_freq_… in get_refcyc_per_delivery() 698 vp_width = dml_min(full_src_vp_width, src_hactive_odm); in get_surf_rq_param() 701 vp_height = dml_min(full_src_vp_width, src_hactive_odm); in get_surf_rq_param()
|
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dml/dcn21/ |
H A D | display_mode_vba_21.c | 1521 * dml_min( in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation() 1544 dml_min( in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation() 1563 * dml_min( in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation() 2237 dml_min( in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation() 2758 dml_min( in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation() 3704 * dml_min( in dml21_ModeSupportAndSystemConfigurationFull() 3885 * dml_min( in dml21_ModeSupportAndSystemConfigurationFull() 3901 dml_min( in dml21_ModeSupportAndSystemConfigurationFull() 3919 * dml_min( in dml21_ModeSupportAndSystemConfigurationFull() 4016 dml_min( in dml21_ModeSupportAndSystemConfigurationFull() [all …]
|
H A D | display_rq_dlg_calc_21.c | 110 * dml_min((double) recout_width, (double) hactive / 2.0) in get_refcyc_per_delivery() 610 dml_min( in get_meta_and_pte_attr() 736 vp_width = dml_min(full_src_vp_width, src_hactive_half); in get_surf_rq_param() 739 vp_height = dml_min(full_src_vp_width, src_hactive_half); in get_surf_rq_param()
|
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dml/dcn30/ |
H A D | display_mode_vba_30.c | 1813 *dpte_row_height = dml_min(*PixelPTEReqWidth, *MacroTileWidth); in CalculateVMAndRowBytes() 1905 v->PSCL_THROUGHPUT_LUMA[k] = dml_min( in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation() 1911 * dml_max(v->vtaps[k] / 6.0 * dml_min(1.0, v->HRatio[k]), in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation() 1930 v->PSCL_THROUGHPUT_CHROMA[k] = dml_min( in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation() 2464 dml_min(v->VStartupLines, v->MaxVStartupLines[k]), in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation() 3005 v->VStartupMargin = dml_min(v->VStartupMargin, margin); in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation() 3776 v->VTAPsChroma[k] / 6.0 * dml_min(1.0, v->HRatioChroma[k]), in dml30_ModeSupportAndSystemConfigurationFull() 4058 dml_min(600.0, v->PHYCLKPerState[i]) * 10, in dml30_ModeSupportAndSystemConfigurationFull() 4692 v->MaxTotalVerticalActiveAvailableBandwidth[i][j] = dml_min( in dml30_ModeSupportAndSystemConfigurationFull() 4792 dml_min(v->MaxVStartup, v->MaximumVStartup[i][j][k]), in dml30_ModeSupportAndSystemConfigurationFull() [all …]
|
H A D | display_rq_dlg_calc_30.c | 58 * dml_min((double)recout_width, (double)hactive / ((unsigned int)odm_combine*2)) in get_refcyc_per_delivery() 702 vp_width = dml_min(full_src_vp_width, src_hactive_odm); in get_surf_rq_param() 705 vp_height = dml_min(full_src_vp_width, src_hactive_odm); in get_surf_rq_param()
|