Searched refs:cfgcr1 (Results 1 – 4 of 4) sorted by relevance
/openbmc/linux/drivers/gpu/drm/i915/display/ |
H A D | intel_dpll_mgr.c | 1238 i915_reg_t ctl, cfgcr1, cfgcr2; member 1251 .cfgcr1 = DPLL_CFGCR1(SKL_DPLL1), 1257 .cfgcr1 = DPLL_CFGCR1(SKL_DPLL2), 1263 .cfgcr1 = DPLL_CFGCR1(SKL_DPLL3), 1287 intel_de_write(dev_priv, regs[id].cfgcr1, pll->state.hw_state.cfgcr1); in skl_ddi_pll_enable() 1347 hw_state->cfgcr1 = intel_de_read(dev_priv, regs[id].cfgcr1); in skl_ddi_pll_get_hw_state() 1705 u32 ctrl1, cfgcr1, cfgcr2; in skl_ddi_hdmi_pll_dividers() local 1721 cfgcr1 = DPLL_CFGCR1_FREQ_ENABLE | in skl_ddi_hdmi_pll_dividers() 1732 crtc_state->dpll_hw_state.cfgcr1 = cfgcr1; in skl_ddi_hdmi_pll_dividers() 1882 hw_state->cfgcr1, in skl_dump_hw_state() [all …]
|
H A D | intel_dpll_mgr.h | 198 u32 cfgcr1, cfgcr2; member
|
H A D | intel_display_debugfs.c | 668 seq_printf(m, " cfgcr1: 0x%08x\n", pll->state.hw_state.cfgcr1); in i915_shared_dplls_info()
|
H A D | intel_display.c | 5323 PIPE_CONF_CHECK_X(dpll_hw_state.cfgcr1); in intel_pipe_config_compare()
|