Home
last modified time | relevance | path

Searched refs:activate_0_and_1_wait1 (Results 1 – 3 of 3) sorted by relevance

/openbmc/u-boot/arch/arm/mach-socfpga/
H A Dwrap_sdram_config.c191 .activate_0_and_1_wait1 = RW_MGR_ACTIVATE_0_AND_1_WAIT1,
/openbmc/u-boot/arch/arm/mach-socfpga/include/mach/
H A Dsdram_gen5.h125 u8 activate_0_and_1_wait1; member
/openbmc/u-boot/drivers/ddr/altera/
H A Dsequencer.c3152 writel(rwcfg->activate_0_and_1_wait1, in mem_precharge_and_activate()