Searched refs:TPC0_QM_GLBL_ERR_ADDR_HI_VAL_MASK (Results 1 – 2 of 2) sorted by relevance
100 #define TPC0_QM_GLBL_ERR_ADDR_HI_VAL_MASK 0xFFFFFFFF macro
790 #define TPC0_QM_GLBL_ERR_ADDR_HI_VAL_MASK 0xFFFFFFFF macro