Home
last modified time | relevance | path

Searched refs:TM_PIPR (Results 1 – 3 of 3) sorted by relevance

/openbmc/qemu/hw/intc/
H A Dxive.c108 g_assert(tctx->regs[TM_QW2_HV_POOL + TM_PIPR] == 0); in xive_tctx_accept()
112 uint8_t cppr = sig_regs[TM_PIPR]; in xive_tctx_accept()
134 regs[TM_IPB], sig_regs[TM_PIPR], in xive_tctx_accept()
150 sig_regs[TM_PIPR] = pipr; in xive_tctx_pipr_set()
195 g_assert(tctx->regs[TM_QW2_HV_POOL + TM_PIPR] == 0); in xive_tctx_set_cppr()
200 sig_regs[TM_IPB], sig_regs[TM_PIPR], in xive_tctx_set_cppr()
259 if (pipr >= sig_regs[TM_PIPR]) { in xive_tctx_pipr_present()
265 g_assert(pipr < sig_regs[TM_PIPR]); in xive_tctx_pipr_present()
935 ring[TM_ACK_CNT], ring[TM_INC], ring[TM_AGE], ring[TM_PIPR], in xive_tctx_ring_print()
1013 tctx->regs[TM_QW1_OS + TM_PIPR] = in xive_tctx_reset()
[all …]
/openbmc/qemu/include/hw/ppc/
H A Dxive_regs.h82 #define TM_PIPR 0x7 /* - + - + */ macro
H A Dxive.h569 g_assert(tctx->regs[TM_QW2_HV_POOL + TM_PIPR] == 0); in xive_tctx_signal_regs()