Home
last modified time | relevance | path

Searched refs:TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_SET_RSVD1_MASK (Results 1 – 1 of 1) sorted by relevance

/openbmc/u-boot/arch/arm/include/asm/arch-mx7/
H A Dcrm_regs.h1940 #define TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_SET_RSVD1_MASK 0xE0000u macro
1942 …<<TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_SET_RSVD1_SHIFT))&TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_SET_RSVD1_MA…