Home
last modified time | relevance | path

Searched refs:SMU_INTERRUPT_CONTROL__DC_SMU_INT_STATUS_MASK (Results 1 – 16 of 16) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_8_0_sh_mask.h1483 #define SMU_INTERRUPT_CONTROL__DC_SMU_INT_STATUS_MASK 0x10 macro
H A Ddce_10_0_sh_mask.h1513 #define SMU_INTERRUPT_CONTROL__DC_SMU_INT_STATUS_MASK 0x10 macro
H A Ddce_11_0_sh_mask.h1421 #define SMU_INTERRUPT_CONTROL__DC_SMU_INT_STATUS_MASK 0x10 macro
H A Ddce_11_2_sh_mask.h1549 #define SMU_INTERRUPT_CONTROL__DC_SMU_INT_STATUS_MASK 0x10 macro
H A Ddce_12_0_sh_mask.h2608 #define SMU_INTERRUPT_CONTROL__DC_SMU_INT_STATUS_MASK … macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_0_3_sh_mask.h1310 #define SMU_INTERRUPT_CONTROL__DC_SMU_INT_STATUS_MASK … macro
H A Ddcn_2_1_0_sh_mask.h2108 #define SMU_INTERRUPT_CONTROL__DC_SMU_INT_STATUS_MASK … macro
H A Ddcn_1_0_sh_mask.h3607 #define SMU_INTERRUPT_CONTROL__DC_SMU_INT_STATUS_MASK … macro
H A Ddcn_3_2_1_sh_mask.h2764 #define SMU_INTERRUPT_CONTROL__DC_SMU_INT_STATUS_MASK … macro
H A Ddcn_3_1_2_sh_mask.h5587 #define SMU_INTERRUPT_CONTROL__DC_SMU_INT_STATUS_MASK … macro
H A Ddcn_3_1_6_sh_mask.h6184 #define SMU_INTERRUPT_CONTROL__DC_SMU_INT_STATUS_MASK … macro
H A Ddcn_3_1_4_sh_mask.h10346 #define SMU_INTERRUPT_CONTROL__DC_SMU_INT_STATUS_MASK … macro
H A Ddcn_3_0_2_sh_mask.h2179 #define SMU_INTERRUPT_CONTROL__DC_SMU_INT_STATUS_MASK … macro
H A Ddcn_2_0_0_sh_mask.h2376 #define SMU_INTERRUPT_CONTROL__DC_SMU_INT_STATUS_MASK … macro
H A Ddcn_3_0_0_sh_mask.h2246 #define SMU_INTERRUPT_CONTROL__DC_SMU_INT_STATUS_MASK … macro
H A Ddcn_3_2_0_sh_mask.h2765 #define SMU_INTERRUPT_CONTROL__DC_SMU_INT_STATUS_MASK … macro