Home
last modified time | relevance | path

Searched refs:SET_RD (Results 1 – 4 of 4) sorted by relevance

/openbmc/linux/arch/riscv/kvm/
H A Dvcpu_insn.c129 #define SET_RD(insn, regs, val) (*REG_PTR(insn, SH_RD, regs) = (val)) macro
241 SET_RD(insn, &vcpu->arch.guest_context, in kvm_riscv_vcpu_csr_return()
727 SET_RD(insn, &vcpu->arch.guest_context, in kvm_riscv_vcpu_mmio_return()
732 SET_RD(insn, &vcpu->arch.guest_context, in kvm_riscv_vcpu_mmio_return()
737 SET_RD(insn, &vcpu->arch.guest_context, in kvm_riscv_vcpu_mmio_return()
742 SET_RD(insn, &vcpu->arch.guest_context, in kvm_riscv_vcpu_mmio_return()
/openbmc/linux/arch/riscv/kernel/
H A Dtraps_misaligned.c143 #define SET_RD(insn, regs, val) (*REG_PTR(insn, SH_RD, regs) = (val)) macro
282 SET_RD(insn, regs, val.data_ulong << shift >> shift); in handle_misaligned_load()
/openbmc/qemu/target/riscv/
H A Dcpu_helper.c1461 xinsn = SET_RD(xinsn, GET_C_RS2S(insn)); in riscv_transformed_insn()
1469 xinsn = SET_RD(xinsn, GET_C_RS2S(insn)); in riscv_transformed_insn()
1477 xinsn = SET_RD(xinsn, GET_C_RS2S(insn)); in riscv_transformed_insn()
1483 xinsn = SET_RD(xinsn, GET_C_RS2S(insn)); in riscv_transformed_insn()
1529 xinsn = SET_RD(xinsn, GET_C_RD(insn)); in riscv_transformed_insn()
1537 xinsn = SET_RD(xinsn, GET_C_RD(insn)); in riscv_transformed_insn()
1545 xinsn = SET_RD(xinsn, GET_C_RD(insn)); in riscv_transformed_insn()
1551 xinsn = SET_RD(xinsn, GET_C_RD(insn)); in riscv_transformed_insn()
H A Dinstmap.h325 #define SET_RD(inst, val) deposit32(inst, 7, 5, val) macro