Searched refs:RVA (Results 1 – 8 of 8) sorted by relevance
/openbmc/qemu/target/riscv/insn_trans/ |
H A D | trans_rva.c.inc | 22 if (!ctx->cfg_ptr->ext_zaamo && !has_ext(ctx, RVA)) { \ 28 if (!ctx->cfg_ptr->ext_zalrsc && !has_ext(ctx, RVA)) { \
|
/openbmc/qemu/target/riscv/ |
H A D | cpu.c | 44 const uint32_t misa_bits[] = {RVI, RVE, RVM, RVA, RVF, RVD, RVV, 445 riscv_cpu_set_misa_ext(env, RVI | RVM | RVA | RVF | RVD | RVC | RVU); in riscv_any_cpu_init() 500 riscv_cpu_set_misa_ext(env, RVI | RVM | RVA | RVF | RVD | RVC | RVS | RVU); in rv64_sifive_u_cpu_init() 518 riscv_cpu_set_misa_ext(env, RVI | RVM | RVA | RVC | RVU); in rv64_sifive_e_cpu_init() 659 riscv_cpu_set_misa_ext(env, RVI | RVM | RVA | RVF | RVD | RVC | RVS | RVU); in rv32_sifive_u_cpu_init() 677 riscv_cpu_set_misa_ext(env, RVI | RVM | RVA | RVC | RVU); in rv32_sifive_e_cpu_init() 711 riscv_cpu_set_misa_ext(env, RVI | RVM | RVA | RVF | RVC | RVU); in rv32_imafcu_nommu_cpu_init() 1399 MISA_EXT_INFO(RVA, "a", "Atomic instructions"), 2213 .misa_ext = RVI | RVM | RVA | RVF | RVD | RVC | RVU, 2265 .ext = RVA,
|
H A D | cpu.h | 61 #define RVA RV('A') macro
|
H A D | csr.c | 1696 if (!(val & RVI && val & RVM && val & RVA && in write_misa()
|
/openbmc/qemu/target/riscv/tcg/ |
H A D | tcg-cpu.c | 343 uint32_t g_misa_bits[] = {RVI, RVM, RVA, RVF, RVD}; in riscv_cpu_validate_g() 461 if ((cpu->cfg.ext_zacas) && !riscv_has_ext(env, RVA)) { in riscv_cpu_validate_set_extensions() 466 if ((cpu->cfg.ext_zawrs) && !riscv_has_ext(env, RVA)) { in riscv_cpu_validate_set_extensions() 1043 MISA_CFG(RVA, true),
|
/openbmc/qemu/target/loongarch/ |
H A D | cpu.h | 170 FIELD(CPUCFG3, RVA, 12, 1)
|
/openbmc/qemu/target/riscv/kvm/ |
H A D | kvm-cpu.c | 179 KVM_MISA_CFG(RVA, KVM_RISCV_ISA_EXT_A),
|
/openbmc/qemu/linux-user/ |
H A D | syscall.c | 8901 riscv_has_ext(env, RVA) ? in risc_hwprobe_fill_pairs()
|