Home
last modified time | relevance | path

Searched refs:RLC_PG_CNTL__RESERVED1__SHIFT (Results 1 – 13 of 13) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h7235 #define RLC_PG_CNTL__RESERVED1__SHIFT 0x00000013 macro
H A Dgfx_7_2_sh_mask.h7856 #define RLC_PG_CNTL__RESERVED1__SHIFT 0x13 macro
H A Dgfx_8_0_sh_mask.h8768 #define RLC_PG_CNTL__RESERVED1__SHIFT 0x15 macro
H A Dgfx_8_1_sh_mask.h9318 #define RLC_PG_CNTL__RESERVED1__SHIFT 0x14 macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h23061 #define RLC_PG_CNTL__RESERVED1__SHIFT macro
H A Dgc_9_2_1_sh_mask.h24403 #define RLC_PG_CNTL__RESERVED1__SHIFT macro
H A Dgc_9_1_sh_mask.h24352 #define RLC_PG_CNTL__RESERVED1__SHIFT macro
H A Dgc_9_4_3_sh_mask.h26657 #define RLC_PG_CNTL__RESERVED1__SHIFT macro
H A Dgc_9_4_2_sh_mask.h21853 #define RLC_PG_CNTL__RESERVED1__SHIFT macro
H A Dgc_11_0_0_sh_mask.h34353 #define RLC_PG_CNTL__RESERVED1__SHIFT macro
H A Dgc_11_0_3_sh_mask.h37596 #define RLC_PG_CNTL__RESERVED1__SHIFT macro
H A Dgc_10_1_0_sh_mask.h33512 #define RLC_PG_CNTL__RESERVED1__SHIFT macro
H A Dgc_10_3_0_sh_mask.h32533 #define RLC_PG_CNTL__RESERVED1__SHIFT macro