Searched refs:REG_CLK_PLL3CTL0 (Results 1 – 1 of 1) sorted by relevance
44 #define REG_CLK_PLL3CTL0 0x90 macro507 hws[HXT], clk_base + REG_CLK_PLL3CTL0); in ma35d1_clocks_probe()