Home
last modified time | relevance | path

Searched refs:KVM_REG_RISCV_CSR (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/tools/testing/selftests/kvm/riscv/
H A Dget-reg-list.c54 case KVM_REG_RISCV_CSR | KVM_REG_RISCV_CSR_AIA | KVM_REG_RISCV_CSR_AIA_REG(siselect): in filter_reg()
55 case KVM_REG_RISCV_CSR | KVM_REG_RISCV_CSR_AIA | KVM_REG_RISCV_CSR_AIA_REG(iprio1): in filter_reg()
56 case KVM_REG_RISCV_CSR | KVM_REG_RISCV_CSR_AIA | KVM_REG_RISCV_CSR_AIA_REG(iprio2): in filter_reg()
57 case KVM_REG_RISCV_CSR | KVM_REG_RISCV_CSR_AIA | KVM_REG_RISCV_CSR_AIA_REG(sieh): in filter_reg()
58 case KVM_REG_RISCV_CSR | KVM_REG_RISCV_CSR_AIA | KVM_REG_RISCV_CSR_AIA_REG(siph): in filter_reg()
59 case KVM_REG_RISCV_CSR | KVM_REG_RISCV_CSR_AIA | KVM_REG_RISCV_CSR_AIA_REG(iprio1h): in filter_reg()
60 case KVM_REG_RISCV_CSR | KVM_REG_RISCV_CSR_AIA | KVM_REG_RISCV_CSR_AIA_REG(iprio2h): in filter_reg()
244 __u64 reg_off = id & ~(REG_MASK | KVM_REG_RISCV_CSR); in csr_id_to_str()
452 case KVM_REG_RISCV_CSR: in print_reg()
526 …KVM_REG_RISCV | KVM_REG_SIZE_ULONG | KVM_REG_RISCV_CSR | KVM_REG_RISCV_CSR_GENERAL | KVM_REG_RISCV…
[all …]
/openbmc/linux/arch/riscv/kvm/
H A Dvcpu_onereg.c389 KVM_REG_RISCV_CSR); in kvm_riscv_vcpu_get_reg_csr()
425 KVM_REG_RISCV_CSR); in kvm_riscv_vcpu_set_reg_csr()
713 u64 reg = KVM_REG_RISCV | size | KVM_REG_RISCV_CSR | in copy_csr_reg_indices()
730 u64 reg = KVM_REG_RISCV | size | KVM_REG_RISCV_CSR | in copy_csr_reg_indices()
1002 case KVM_REG_RISCV_CSR: in kvm_riscv_vcpu_set_reg()
1033 case KVM_REG_RISCV_CSR: in kvm_riscv_vcpu_get_reg()
/openbmc/linux/tools/testing/selftests/kvm/include/riscv/
H A Dprocessor.h33 #define RISCV_CSR_REG(name) __kvm_reg_id(KVM_REG_RISCV_CSR, \
/openbmc/linux/arch/riscv/include/uapi/asm/
H A Dkvm.h178 #define KVM_REG_RISCV_CSR (0x03 << KVM_REG_RISCV_TYPE_SHIFT) macro
/openbmc/qemu/linux-headers/asm-riscv/
H A Dkvm.h223 #define KVM_REG_RISCV_CSR (0x03 << KVM_REG_RISCV_TYPE_SHIFT) macro
/openbmc/qemu/target/riscv/kvm/
H A Dkvm-cpu.c115 kvm_riscv_reg_id_ulong(env, KVM_REG_RISCV_CSR, \